ÃÛ¶¹ÊÓƵ

Low Voltage Octal D-Type Flip-Flop

Favorite

Overview

The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR#) input load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR# input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

  • This product is general usage and suitable for many different applications.
  • Input voltage translation from 5V to 3V
  • Ideal for low power/low noise 3.3V applications
  • Guaranteed simultaneous switching noise level and dynamic threshold performance

Product List

If you wish to buy products or product samples, please log in to your ÃÛ¶¹ÊÓƵ account.

Search

Close Search

ÃÛ¶¹ÊÓƵ:

3

Share

Product Groups:

Orderable Parts:

3

Product

Status

CAD Models

Compliance

Package Type

Case Outline

MSL Type

MSL Temp (°C)

Container Type

Container Qty.

ON Target

Type

Channels

VCC Min (V)

VCC Max (V)

tpd Max (ns)

IO Max (mA)

Reference Price

74LVX273M

Loading...

Obsolete

CAD Model

Pb

A

H

P

SOIC-20W

1

260

TUBE

1080

N

Octal D-type

8

2

3.6

14.5

4

Price N/A

More Details

74LVX273MTC

Loading...

Obsolete

CAD Model

Pb

A

H

P

TSSOP-20

1

260

TUBE

1825

N

Octal D-type

8

2

3.6

14.5

4

Price N/A

More Details

74LVX273MTCX

Loading...

Active

CAD Model

Pb

A

H

P

TSSOP-20

1

260

REEL

2500

N

Octal D-type

8

2

3.6

14.5

4

$0.324

More Details

Show More

1-25 of 25

ÃÛ¶¹ÊÓƵ per page

Jump to :