



SOIC20 NB LESS PIN 17 & 19  
CASE 751EZ  
ISSUE O

NOTE 4  
DATE 23 SEP 2019



NOTE 5




NOTE 4 FROM THE TIP.

PROTRUSIONS, OR GATE BURRS BUT NO MISMATCH. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.


6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE




TOP VIEW



SIDE VIEW



END VIEW




RECOMMENDED MOUNTING FOOTPRINT


For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual.

			MAX.
b	0.31	0.41	1.70
c	0.10	0.20	0.20
E	9.80	9.90	10.00
	5.90		6.10
	3.80		4.00
			0.50
			0.85
			8°

GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code  
A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
G = Pb iFree Package



DETAIL A

\*This information is generic. Please refer to device data sheet for actual part marking. Pb iFree indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.