




SCALE 1:1



TO 18 (TO 18A)  
CASE 29 11  
ISSUE AM

DATE 09 MAR 2007



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.175	0.205	4.45	5.20
B	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500	---	12.70	---
L	0.250	---	6.35	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.115	---	2.93	---
V	0.135	---	3.43	---

STYLES ON PAGE 2

TO i92 (TO i226)  
CASE 29 i11  
ISSUE AM

DATE 09 MAR 2007

STYLE 1:  
PIN 1. EMITTER  
2. BASE  
3. COLLECTOR

STYLE 2:  
PIN 1. BASE  
2. EMITTER  
3. COLLECTOR

STYLE 3:  
PIN 1. ANODE  
2. ANODE  
3. CATHODE

STYLE 4:  
PIN 1. CATHODE  
2. CATHODE  
3. ANODE

STYLE 5:  
PIN 1. DRAIN  
2. SOURCE  
3. GATE

STYLE 6:  
PIN 1. GATE  
2. SOURCE & SUBSTRATE  
3. DRAIN

STYLE 7:  
PIN 1. SOURCE  
2. DRAIN  
3. GATE

STYLE 8:  
PIN 1. DRAIN  
2. GATE  
3. SOURCE & SUBSTRATE

STYLE 9:  
PIN 1. BASE 1  
2. EMITTER  
3. BASE 2

STYLE 10:  
PIN 1. CATHODE  
2. GATE  
3. ANODE

STYLE 11:  
PIN 1. ANODE  
2. CATHODE & ANODE  
3. CATHODE

STYLE 12:  
PIN 1. MAIN TERMINAL 1  
2. GATE  
3. MAIN TERMINAL 2

STYLE 13:  
PIN 1. ANODE 1  
2. GATE  
3. CATHODE 2

STYLE 14:  
PIN 1. EMITTER  
2. COLLECTOR  
3. BASE

STYLE 15:  
PIN 1. ANODE 1  
2. CATHODE  
3. ANODE 2

STYLE 16:  
PIN 1. ANODE  
2. GATE  
3. CATHODE

STYLE 17:  
PIN 1. COLLECTOR  
2. BASE  
3. EMITTER

STYLE 18:  
PIN 1. ANODE  
2. CATHODE  
3. NOT CONNECTED

STYLE 19:  
PIN 1. GATE  
2. ANODE  
3. CATHODE

STYLE 20:  
PIN 1. NOT CONNECTED  
2. CATHODE  
3. ANODE

STYLE 21:  
PIN 1. COLLECTOR  
2. EMITTER  
3. BASE

STYLE 22:  
PIN 1. SOURCE  
2. GATE  
3. DRAIN

STYLE 23:  
PIN 1. GATE  
2. SOURCE  
3. DRAIN

STYLE 24:  
PIN 1. EMITTER  
2. COLLECTOR/ANODE  
3. CATHODE

STYLE 25:  
PIN 1. MT 1  
2. GATE  
3. MT 2

STYLE 26:  
PIN 1.  $V_C$   
2. GROUND 2  
3. OUTPUT

STYLE 27:  
PIN 1. MT  
2. SUBSTRATE  
3. MT

STYLE 28:  
PIN 1. CATHODE  
2. ANODE  
3. GATE

STYLE 29:  
PIN 1. NOT CONNECTED  
2. ANODE  
3. CATHODE

STYLE 30:  
PIN 1. DRAIN  
2. GATE  
3. SOURCE

STYLE 31:  
PIN 1. GATE  
2. DRAIN  
3. SOURCE

STYLE 32:  
PIN 1. BASE  
2. COLLECTOR  
3. EMITTER

STYLE 33:  
PIN 1. RETURN  
2. INPUT  
3. OUTPUT

STYLE 34:  
PIN 1. INPUT  
2. GROUND  
3. LOGIC

STYLE 35:  
PIN 1. GATE  
2. COLLECTOR  
3. EMITTER

DOCUMENT NUMBER:	98ASB42022B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
STATUS:	ON SEMICONDUCTOR STANDARD	
NEW STANDARD:		
DESCRIPTION:	TO i92 (TO i226)	PAGE 2 OF 3

**ON Semi**

