

Figure 1. Block Diagram (NIS5420MT3, NIS5420MT4, NIS5420MT5)




Figure 2. Block Diagram (NIS5420MT1, NIS5420MT2, NIS5420MT6, NIS5420MT7, NIS5420MT8

Table 3. ELECTRICAL CHARACTERISTICS (V_{CC} = 12 V, C_L = 100 μ F, dv/dt pin open, R_{LIMIT} = 20 Ω , T_j = 25°C unless otherwise noted.)

| Characteristics | Symbol | Min | Тур | Max | Unit | |
|--|------------------------|---------|-----------------|------------------------|----------------------|----------------|
| POWER FET | • | | | • | | • |
| Delay Time (enabling of chip to I _D = 100 mA with 1 A resistive load) | T _{dly} | - | 220 | - | μS | |
| Kelvin ON Resistance (Note 2) T _J = 140°C (Note 3) | R _{DSon} | 30 - | 39 60 | 50 - | mΩ | |
| Off State Output Voltage ($V_{CC} = 18 V_{dc}, V_{GS} = 0 V_{dc}, R_L = \infty$) | V _{off} | - | - | 50 | mV | |
| Continuous Current ($T_A = 25^{\circ}C$, 100 mm ² copper) (Note 3) ($T_A = 80^{\circ}C$, minimum copper) | I _D | - - | - - | 4.6 3.5 | А | |
| THERMAL LATCH | | | | | | - |
| Shutdown Temperature (Note 3) | T _{SD} | 150 | 175 | 200 | °C | 1 |
| Thermal Hysteresis (Auto-retry part only) | T _{Hyst} | _ | 45 | - | °C | |
| Thermal Shutdown Response Time | T_{SDRes} | 10 | e f59.77 | 350% 2107 1 13. | .209µ ւe fy14 | 47153 ref420.7 |
| UNDER/OVERVOLTAGE PROTECTION | | | | | | |
| Output Clamping Voltage (NIS5420MT2, NIS5420MT7) | V _{Clamp1} | 12.5 | - | 14.5 | V | |
| Output Clamping Voltage (NIS5420MT1, NIS5420MT4, NIS5420MT5, NIS5420MT6) | V _{Clamp2} | 13.6 | - | 16 | V | |
| Output Clamping Response Time | T _{Clamp_Res} | - | - | 10 | μS | |
| Undervoltage Lockout (NIS5420MT1, NIS5420MT3, NIS5420MT4, NIS5420MT5, NIS5420MT6) | V _{UVLO1} | 7.8 | 8.5 | 9.2 | V | |
| Undervoltage Lockout (NIS5420MT2, NIS5420MT6, NIS5420MT8) | V_{UVLO2} | 6 | 6.5 | 7 | V | |
| UVLO Hysteresis | V _{Hyst} | - | 0.80 | - | V | |
| CURRENT LIMIT | | | | | | |
| Kelvin Short Circuit Current Limit (R _{Limit} = 20 Ω, Note 4) | I _{Lim-SS} | 1.76 | 2.1 | 2.64 | Α | |
| Kelvin Overload Current Limit ($R_{Limit} = 20 \Omega$, Note 4) | I _{Lim-OL} | - | 4.2 | - | Α | |
| dv/dt CIRCUIT | | | | | | |
| Output Voltage Ramp Time (Enable to V_{OUT} = 11.7 V and 10% to 90% – V_{OUT} = 1.2 V to 10.8 V with 12 Ω Load) | t _{slew} | _ | 2.0 | _ | ms | |
| Maximum Capacitor Voltage | V_{max} | | - | V _{CC} | V | |
| ENABLE/FAULT | | | | | | - |
| Logic Level Low (Output Disabled) | V_{in-low} | 0.35 | - | | | |
| | • | | | | | |




Figure 3. Thermal Trip Time vs. Power Dissipation





Figure 4. Application Circuit with Direct Current Sensing



TYPICAL CHARACTERISTICS




Figure 7. V_{ISENSE} vs. Ambient Temperature






Figure 8. V_{ISENSE} vs. Load Current





APPLICATION INFORMATION

Basic Operation

This device is a self protected, resettable, electronic fuse. It contains circuits to monitor the input voltage, output voltage, output current and die temperature.

On application of the input voltage, the device will apply the input voltage to the load based on the restrictions of the controlling circuits. The dv/dt of the output voltage will be controlled by the internal dv/dt circuit. The output voltage will slew from 0 V to the rated output voltage in 1.4 ms, unless additional capacitance is added to the dv/dt pin.

The device will remain on as long as the temperature does not exceed the 175°C limit that is programmed into the chip. The current limit circuit does not shut down the part but will reduce the conductivity of the FET to maintain a constant current at the internally set current limit level. The input overvoltage clamp also does not shutdown the part, but will limit the output voltage to 13.5/15 V in the event that the input exceeds that level.

An internal charge pump provides bias for the gate voltage of the internal n channel power FET and also for the current limit circuit. The remainder of the control circuitry operates between the input voltage (V_{CC}) and ground.

Current Limit

The current limit circuit uses a SENSEFET along with a reference and amplifier to control the peak current in the device. The SENSEFET allows for a small fraction of the load current to be measured, which has the advantage of reducing the losses in the sense resistor as well as increasing the value and decreasing the power rating of the sense resistor. Sense resistors are typically in the tens of ohms range with power ratings of several milliwatts making them very inexpensive chip resistors.

The current limit circuit has two limiting values, one for short circuit events which are defined as the mode of operation in which the gate is high and the FET is fully enhanced. The overload mode of operation occurs when the device is actively limiting the current and the gate is at an intermediate level. For a more detailed description of this circuit please refer to application note AND9441.

There are two methods of biasing the current limit circuit for this device. They are shown in the two application figures. Direct current sensing connects the sense resistor between the current limit pin and the load. This method includes the bond wire resistance in the current limit circuit. This resistance has an impact on the current limit levels for a given resistor and may vary slightly depending on the impedance between the sense resistor and the source pins. The on resistance of the device will be slightly lower in this configuration since all five source pins are connected in parallel and therefore, the effective bond wire resistance is one fifth of the resistance for any given pin.

The other method is Kelvin sensing. This method uses one of the source pins as the connection for the current sense resistor. This connection senses the voltage on the die and

therefore any bond wire resistance and external impedance on the board have no effect on the current limit levels. In this configuration the on resistance is slightly increased relative to the direct sense method since only four of the source pins are used for power.

Overvoltage Clamp

The overvoltage clamp consists of an amplifier and reference. It monitors the output voltage and if the input voltage exceeds the overvoltage value, the gate drive of the main FET is reduced to limit the output. This is intended to allow operation through transients while protecting the load. If an overvoltage condition exists for many seconds, the device may overheat due to the voltage drop across the FET combined with the load current. In this event, the thermal protection circuit would shut down the device.

Undervoltage Lockout

The undervoltage lockout circuit uses a comparator with hysteresis to monitor the input voltage. If the input voltage drops below the specified level, the output switch will be switched to a high impedance state.

Output Slew Rate dv/dt

The dv/dt circuit brings the output voltage up under a linear, controlled rate regardless of the load impedance characteristics. An internal ramp generator creates a linear ramp, and a control circuit forces the output voltage to follow that ramp, scaled by a factor.

The default ramp time is approximately 2 ms. This can be modified by adding an external capacitor at the dv/dt pin. Since the current level is very low, it is important to use a ceramic cap or other low leakage capacitor. Aluminum electrolytic capacitors are not recommended for this circuit.

The ramp time from 0 to the nominal output voltage can be determined by the following equation, where t is in seconds:

t_{1.2-10.8t}

turned on. If a thermal fault occurs, this pin will be pulled low to an intermediate level by an internal circuit.

To use as a simple enable pin, an open drain or open collector device should be connected to this pin. Due to its tri state operation, it should not be connected to any type of logic with an internal pullup device.

If the chip shuts down due to the die temperature reaching its thermal limit, this pin will be pulled down to an intermediate level. This signal can be monitored by an external circuit to communicate that a thermal shutdown has occurred. If this pin is tied to another device in this family,




Figure 18. Enable/Fault Simplified Circuit

WDFN10, 3x3, 0.5P CASE 522AA-01 ISSUE A

DATE 02 JUL 2007

