

# NIS1050

## Protection Interface Circuit for PMICs with Integrated OVP Control

The NIS1050 is a protection IC targeted at the latest generation of PMICs from the leading mobile phone and UMPC chipset vendors. It includes a highly stable low-current LDO and a low impedance power N-Channel MOSFET.

The LDO provides a low current, five volt supply to the PMIC, and the NFET is the external pass element for the OVIC circuit. These stages combine with the internal PMIC to protect the charging circuit from low-impedance overvoltage conditions that can occur from either the AC/DC or USB supply.

The NIS1050 is available in the low-profile 6-lead 2x2mm WDFN6 surface mount package.

### Features

- Lower Power Dissipation and Higher Efficiency vs. Zener Shunt Regulator
- LDO Highly Stable across Temperature, Operates Without Bypass Capacitors
- Wide 3-30 V Power Supply Voltage Input Range
- Low-Profile (0.75mm) 6-Lead 2x2mm WDFN6 Package
- This is a Pb-Free Device

### Typical Applications

- Power Interface for New Generation PMICs from Leading Mobile Phone and UMPC Chipset Vendors




Figure 1. Typical Application




Figure 2. Output Voltage Variation with Temperature



<http://onsemi.com>



WDFN6, 2x2  
CASE 506AN

### MARKING DIAGRAMS



PM = Specific Device Code  
M = Date Code

### ORDERING INFORMATION

Device	Package	Shipping†
NIS1050MNTBG	WDFN6 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NIS1050




Figure 3. Pin Assignment

# NIS1050

**Table 4. ELECTRICAL CHARACTERISTICS** (Unless otherwise noted:  $V_{CC}$  (OVP\_sense) = 5.0 V,  $T_J$  = 25°C)

Characteristics	Symbol	Min	Typ	Max	Unit
<b>POWER FET</b>					
Zero Gate Voltage Drain Current ( $V_{DS} = 24 V_{dc}$ , $V_{GS} = 0 V$ ) $T_J = 85^\circ C$	$I_{DSS}$			1.0 10	$\mu A$
Gate-to-Source Leakage Current ( $V_{DS} = 0 V$ , $V_{GS} = \pm 8 V$ )	$I_{GSS}$			100	nA
Gate Threshold Voltage ( $V_{GS} = V_{DS}$ , $I_D = 250 \mu A$ )	$V_{GS(th)}$	0.4	0.7	1.0	V
Negative Gate Threshold Temperature Coefficient	$V_{GS(th)}/T_J$		2.8		mV/°C
Drain-to-Source On-Resistance (Note 5) $V_{GS} = 4.5 V$ , $I_D = 2.0 A$ $V_{GS} = 2.5 V$ , $I_D = 2.0 A$	$R_{DS(on)}$		47 56	70 90	$m\Omega$
Forward Transconductance ( $V_{DS} = 5 V$ , $I_D = 2.0 A$ )	$g_{FS}$		4.5		





**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---