



OPERATING RANGES (N e 6)

Rating		Symbol	Min	Тур	Max	Unit
AalgP eS ly		V_{DD}	3.0	5.0	5.75	V
A al g G d Refe e ce		V_{SS}		0.0	0.1	V
S ly C e (Sadby, N Lad)		I _{DD}			170μ	Α
Digi al I (MODE)		V _{ih}	0.7 * V _{DD}	V_{DD}	V _{DD} + 0.3	V
		V _{il}	VSS		V _{DD} * 0.28	
Digi al O (OUT, LED)	PhPIIO (10 mA L ad)	V _h	0.67 * V _{DD}		V _{DD}	V
		V _I	VSS		V _{DD} * 0.3	
OP1_P (Se I) (N e 7)	•	AMP 1 IN	0.1		V _{DD} 1.1	V
Ambie Tem e a e		T _A	40		85	°C

^{6.} Refe ELECTRICAL CHARACTERISTICS a d APPLICATION INFORMATION f Safe O e a i g A ea.

$\textbf{ELECTRICAL CHARACTERISTICS} \ V_i \ = 1 \ V, \ C_i \ = 100 \ \ F, \ C \ = 100 \ \ F, \ f \ \ \ y \ \text{ical} \ \ al \ e \ \ T_A = 25^{\circ}C; \quad le \qquad he \quad i \ e \ \ \ ed.$

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
LDO Voltage Reference		•	•			
O V lage	V _{DD} = 3.0 V 5.75 V	VREF	2.6	2.7	2.8	V
S ly C e	V _{DD} = 3.0 V 5.75V	IREF		20	50	μΑ
C m a a High T i Le el		V_h	2.413	2.5	2.588	V
C m aa L Ti Le el		VI	1.641	1.7	1.760	V
Refe e ce lage f i e i g i f ec d am lifie		V _m	2.007	2.1	2.174	V
System Oscillator						
O cilla Fe e cy	$V_{DD} = 5.0 \text{ V}$ $R_3 = 220 \text{ k}\Omega$ $C_2 = 100 \text{ F}$	osc		62.5		Hz
Window Comparator						
L e Ti Thehld	See VI ab e					
Highe Ti Theh Id	See Vh ab e					
Differential Amplifiers (Amplifier Circuit)						
DC Gai	V _{DD} = 5.0 V (N e 8)	Α	80			dB
C mm m de l Ra ge	V _{DD} = 5.0 V (N e 8)	CMIR	0.1		V _{DD} 1.1	V
P e S ly Rejec i Ra i	V _{DD} = 5.0 V (N e 8)	PSRR		60		dB
O DieC e	V _{DD} = 5.0 V (N e 8)	l 1			25	μΑ
POR						
POR Relea e V I age		V_{POR}	1.35		2.85	V

^{8.} Gaa eed By De ig (N e ed aamee).

^{7.} G a a eed By De ig (N e ed a ame e).




Figure 5. Figure Showing Simplified Block Diagram of Analog Conditioning Stages

Digital Signal Processing Block (all times assume a 62.5 Hz system oscillator frequency)

The digital signaling processing block performs three major functions.

The first function is that the device toggles LED during the start up sequencing at approximately two hertz regardless of the state of the XLED_EN pin. The startup sequence lasts for thirty seconds. During that time the OUT pin is held low regardless of the state of OP2_O.

The second function of the digital signal processing block is to insure a certain glitch width is seen before OUT is toggled. The digital signal processing block is synchronous with the system oscillator frequency and therefore the deglitch time is related to when the comparators toggle within the oscillator period. A signal width less than two clock period is guaranteed to be deglitched as a zero. A signal width of greater than three clock cycles is guaranteed

to be de or 312002 Tc .0415 Tz Sednditioni7)(hI906 TD2djac 1 0to when0103757 -1.puls04) 1.9(occur outsidJ T* - -.0out n no



Figure 7. Timing Diagram for Dual-Pulse Mode Detection


ORDERING INFORMATION

Device	Package	Shipping [†]
NCS36000DRG	SOIC 14	3000 / Ta e & Reel
	(Pb Fee)	

DISCONTINUED (N e 13)


NCS36000DG	SOIC 14	55 U i / Rail
	(Pb Fee)	


†F if mai a e a d eel ecificai , i cl di g a ie ai a d a e ize , lea e efe Ta e a d Reel Packagi g




SOIC 14 NB CASE 751A-03 **ISSUE L**

DATE 03 FEB 2016







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- SIDE.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

STYLES ON PAGE 2

SOIC 14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 7:
PIN 1. ANODE/CATHODE
2. COMMON ANODE
3. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE

