

Figure 2. Block Diagram

# PIN LIST AND DESCRIPTIONS (continued)

Pin No.	Symbol	Description
19	PGND	Power Ground
20	PGND	Power Ground
21	PGND	Power Ground
22	PGND	Power Ground
23	PGND	Power Ground
24	PGND	Power Ground
25	VIN	Conversion Supply Power Input
26	VIN	Conversion Supply Power Input
27	VIN	Conversion Supply Power Input
28	VIN	Conversion Supply Power Input
29	VIN	Conversion Supply Power Input
30	VIN	Conversion Supply Power Input
31	PGND	Power Ground

PHASEF

### THERMAL INFORMATION

Rating	Symbol	Value	Unit
Thermal Resistance	JA	22	°C/W
	RΨ <sub>J-BT</sub>	2	°C/W
	RΨ <sub>J-CT</sub>	4	°C/W
Operating Junction Temperature Range (Note 2)	T <sub>J</sub>	-40 to +150	°C
Operating Ambient Temperature Range		-40 to +125	°C
Maximum Storage Temperature Range	T <sub>STG</sub>	-40 to +150	°C
Maximum Power Dissipation		10	W
Moisture Sensitivity Level	MSL	3	

The maximum package power dissipation must be observed.
 JESD 51–5 (1S2P Direct–Attach Method) with 0 LFM
 JESD 51–7 (1S2P Direct–Attach Method) with 0 LFM

## **RECOMMENDED OPERATING CONDITIONS**

Parameter	Pin Name	Conditions	Min	Тур	Max	Unit
Supply Voltage Range	VCC, VCCD		4.5	5.0	5.5	V


Conversion Voltage

<b>ELECTRICAL CHARACTERISTICS</b> (continued) $(V_{VCC} = V_{VCCD} = 5.0 \text{ V}, V_{VIN} = 12 \text{ V}, V_{DISB\#} = 2.0 \text{ V}, C_{VCCD} = C_{VCC} = 0.1  \mu\text{F} \text{ unless specified otherwise}) \text{ Min/Max values are valid for the temperature range } -40^{\circ}\text{C} \leq T_{A} \leq 125$

**ELECTRICAL CHARACTERISTICS** (continued)  $(V_{VCC} = V_{VCCD} = 5.0 \text{ V}, V_{VIN} = 12 \text{ V}, V_{DISB\#} = 2.0 \text{ V}, C_{VCCD} = C_{VCC} = 0.1 \text{ μF unless specified otherwise}) \text{ Min/Max values are valid for the temperature range } -40^{\circ}\text{C} \leq T_{A} \leq 125^{\circ}\text{C} \text{ unless noted otherwise, and are guaranteed by test, design or statistical correlation.}$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
ZCD_EN INPUT						
ZCD_EN Propagation Delay, Rising	T <sub>ZCD_EN,PD_R</sub>	SMOD# = High, ZCD_EN = High to GL = 10%	-	40	45	ns
ZCD_EN Propagation Delay, Falling	T <sub>ZCD_EN,PD_F</sub>	SMOD# = High, ZCD_EN = Low to GL = 90%	-	25	40	ns
ZCD FUNCTION	•			•		•
Zero Cross Detect Threshold	Vzcd		_	-6.5	-	mV
ZCD Blanking + Debounce Time	tblnk		_	330	_	ns
NON-OVERLAP DELAYS						
Non-overlap Delay, Leading Edge	tpdhgн	GL Falling = 1 V to GH–VSW Rising = 1 V	-	13	_	ns
Non-overlap Delay, Trailing Edge	tpdhGL	GH–VSW Falling = 1 V to GL Rising = 1 V	-	12	-	ns
THERMAL WARNING & SHUTDOWN	•					•
Thermal Warning Temperature	T <sub>THWN</sub>	Temperature at Driver Die	_	150	_	°C
Thermal Warning Hysteresis	T <sub>THWN_HYS</sub>		_	15	_	°C
Thermal Shutdown Temperature	T <sub>THDN</sub>	Temperature at Driver Die	_	180	_	°C
Thermal Shutdown Hysteresis	T <sub>THDN_HYS</sub>		_	25	-	°C
THWN Open Drain Current	I <sub>THWN</sub>		_	_	5	mA
BOOSTSTRAP DIODE	•	•	•	•	•	•
Forward Voltage		Forward Bias Current = 2.0 mA	_	300	_	mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



## Table 1. LOGIC TABLE

INPUT TRUTH TABLE					
DISB#	PWM	SMOD# (Note 5)	ZCD_EN	GH	GL
L	Х			•	•

If  $V_{SMOD\#\_LO} < SMOD\# < V_{SMOD\#\_HI}$  (Mid-State), internal resistances will set undriven PWM pin voltage to Mid-State.

#### **Disable Input (DISB#)**

The DISB# pin is used to disable the GH to the High–Side FET to prevent power transfer. The pin has a pull–down resistance to force a disabled state when it is left unconnected. DISB# can be driven from the output of a logic device or set high with a pull–up resistance to VCC.

#### **VCC Undervoltage Lockout**

The VCC pin is monitored by an Undervoltage Lockout Circuit (UVLO). VCC voltage above the rising threshold enables the NCP81382.

Table 2. UVLO/DISB# LOGIC TABLE

UVLO	DISB#	Driver State
L	Х	Disabled (GH = GL = 0)
Н	L	Disabled (GH = GL = 0)
Н	Н	Enabled (See Table x)
Н	Open	Disabled (GH = GL = 0)




The THWN pin is an open drain output. When the temperature of the driver exceeds T<sub>THWN</sub>, the THWN pin will be pulled low indicating a thermal warning. At this point, the part continues to function normally. When the temperature drops T<sub>THWN\_HYS</sub> below T<sub>THWN</sub>, the THWN pin will go high. If the driver temperature exceeds T<sub>THDN</sub>, the part will enter thermal shutdown and turn off both MOSFETs. Once the temperature falls T<sub>THDN\_HYS</sub> below T<sub>THDN</sub>, the part will resume normal operation.

#### Skip Mode Input (SMOD#)

The SMOD# tri-state input pin has an internal pull-up resistance to VCC. When driven high, the SMOD# pin enables the low side synchronous MOSFET to operate independently of the internal ZCD function. When the SMOD# pin is set low during the PWM cycle it disables the low side MOSFET to allow discontinuous mode operation.

The NCP81382 has the capability of internally connecting a resistor divider to the PWM pin. To engage this mode, SMOD# needs to be placed into mid-state. While in SMOD# mid-state, the IC logic is equivalent to SMOD# being in the high state.






Figure 6. PWM Timing Diagram




Figure 7. SMOD# Timing Diagram

NOTE: If the SMOD# input is driven low at any time after the GL has been driven high, the SMOD# Falling edge will trigger the GL to go low.

If the SMOD# input is driven low while the GH is high, the SMOD# input is ignored.




Figure 8. ZCD\_EN Timing Diagram

For Use with Controllers with 3-State PWM and No Zero Current Detection Capability:

Table 3. LOGIC TABLE - 3-STATE PWM CONTROLLERS WITH NO ZCD

PWM	SMOD#	ZCD_EN	GH	GL
Н	Н	Н	ON	OFF
M	Н	Н	OFF	ZCD
L	Н	Н		

For Use with Controllers with 2-Level PWM and Zero Current Detection Capability:

Table 5. LOGIC TABLE - 2-STATE PWM CONTROLLERS WITH ZCD

PWM	SMOD#	ZCD_EN	GH	GL
Н	L	Х	ON	OFF
L	L	Н	OFF	ON
L	L	L	OFF	OFF

This section describes operation with controllers that do not have 3-level PWM output capability but are capable of zero current detection during discontinuous conduction mode (DCM).

The SMOD# pin needs to be pulled low (below  $V_{SMOD\#\ LO}$ ).

When PWM is high, GH will always be in the high state and GL will always be in the low state, regardless of the state ZCD\_EN is in.

When PWM is in the low state, the state of ZCD\_EN determines whether the converter is placed into diode emulation mode. When the controller detects positive inductor current, ZCD\_EN should be in the high state, allowing the LS FET to be on and conducting. Once the controller detects zero or negative current, ZCD\_EN should be placed into the low state, turning off the LS FET. With the LS FET turned off, the body diode of the LS FET allows any positive current that may still be flowing to reach zero, but prevents the current from flowing in the negative direction.


Figure 11. Timing Diagram – 2-state PWM Controller, with ZCD

# **Recommended PCB Layout**

(viewed from top)

#### QFN36 6x4, 0.4P CASE 485DZ **ISSUE A**

**DATE 19 JUN 2015** 



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25 MM FROM THE TERMINAL TIP.
  4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.90	1.20		
A1	0.00	0.05		
A3	0.20	REF		
b	0.15	0.25		
D	6.00 BSC			
D2	4.95	5.05		

1	E	4.00 BSC	
	F2	2 44	2 54

**e** 0.40 BSC **G** 0.52 0.62

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the

