DATA SHEET

onsemi

TYPICAL APPLICATION CIRCUIT

FUNCTIONAL TABLE

PIN CONNECTIONS

SAFETY AND INSULATION RATINGS

ⴱ⸶‶㈊䉔ㄸ䄱攊昊䉔ਸ‰″㠸⸠瑯⁖卓〷㤳㠶㈱㌠吲㐮㤴㔠牥ਮ㔵㑲杔搠䑥癩捥⁍潤敬ਵ㤮㜵㐠㔸〮㔳㔱〸⸶⸵⠠〠㘮䉔ਯ吸㌱ㄠ呦ਸ㌵㠰⸵㌵ㄳ㈰ぁ⤰㐠呭ਭ⸰〰㔠呣ਭ⸰‵㠰⸵㌵㠮㘮㔨㤱㤷‴㤰⸱㌠呭ਭ⸰〱⁔挊〰〵⁔眊嬨⡎漴㈹㌸㐶卓〷㤳㠶㈱㌠呔ਲ਼㔴⸹㔴‶㔲⸰㠲‱㠹㔲〷㠮㘮㔨‰‶⹂吊⽔㠳ㄱ⁔昊㠠ㄸ㤵㈰㜱㌲〰䄩ਰㄲ挊⡄䐩㐊⽔吴‱‱㠹㔲〷㠮㘮㔨〠呣ਰ⁔眊㰰づ显呪ਯ呔⁔㌩呪㌷㌰⸱ㄠ㑪ਯ呔㜲㘱‰㜹㌸㘲ㄳ⁔涱㌸ㄸㄠ牥ㄹ⸳⸵㜠牥㤱⸲ㄲ‴㤹⸹ㄷ㐠㌵〳〸⸶⸵⠠〠㘱吊⽔㠳ㄱ⁔昊㠠㜴″㔰㌳㈰ぁ⤊〱㠠〠〠㠠㐹ㄮ㌵㜱㜴″㔰㌰㠮㘮㔨⸵呭ਸ㐮㔵㐠⸹〷〷‱㔮㌶⸳⥔樊䔴⁔洵〮㜲〷㤳㠶㈱㌠呭欨ㄵ〰⸳㈲㤠呭ਭ呭〸⸶⸵⠠〠㘱吊⽔㠳ㄱ⁔昊㠮㙎漊䕔ਵ〸⸶⸵⠠〠㘱吊⽔㠳ㄱ⁔昊㠮㤠呭ਭ呭㌲〰䄩㍭ਭ⸰〰㠠呣ਊ〴ਹ⁔洊ⵔ洰㠮㘮㔨ㄮ㐹㘱‴㠹⸹㤶㤠呭ਨ嘩呪吊㔱⸸㔶㠠⸱〹㔵ㄱㄲ⸴㌴㜠㕷ਜ਼⡄攠㘵瑲敳獥猠昊㔱㘮㌵㔰″挊〠呷㐱ㅔ樊㘮㔨數捥敤楮朠瑨潳攠汩獴呤渠瑨攠䴳‶㔱⸱剡瑩湧猠瑡扬攠浡礠摡洊㔹桥‱㔰〳〮㔰⸴㜊ㄹㄮ㉤敶楣攮⁉映慮礠潦桥獥‱㔰〸㔶〴੦㤱⸨汩浩瑳牥硣敥摥搬ਸ‰‰㐸㤮㜊ㄹㄮ㉤敶楣攠ㄵ〰㌱ㄠ㘊昊ㄹㄮ㈸㈰㘰⸷ㄸ⸹㌷㤱㔰〳ㄴ㔷⸷㤱⸲慬楴礱㘠爭㔭⸰〹㤊㠮㜰㘹㜶⸷㌷㤰㘱攊昊䉔ਸ‰‰桯畬搰㤠〠湳湯琠扥獳畭敤Ⰺ摡洊㔹慹捣畲‴㤹敬楡扩汩瑹慹攠慦⤲㠠〠晥挠敤⸶㈷⸱㌷‹㔮㘴⸰㈩㌵⸳⡩洷⸩ⴶ㘠〠湒敦敲⤶㐠爷〹⁅䱅䍔剉䍁䰠䍈䅒䅃呅剉協䥃匬⁒䕃位䵅乄䕄⁏偅㘮㜳㠮‹〷〴⁒䅎䝅匠㐹㤯潲⁁偐䱉䍁㜳㠮‹〷低
㐸㈨䥎䙏前䄷㌸⸠㤰㝏丠⤴〠渵⸳㘩㐰㔱⸱㘲㜮ㄸ㠮†㐵㠮㜰㘹㜶⸷㌷㤰呪吊㔹⸷㔴‴㐴传牥੦楮朩ㄸ㠲⠠灯氩呪味⸶㈷⸱ⴸ㠮†㐵㠮㜰㘹㜶⸷㌷㤰㐴㔠牥੦ਵ㔲⸱㠹‸⸩ⴶ㘲⸷⡁汬⁶攊昊㔹㐱㤰慲攠杩癥渠睩瑨敳灥挠⸲㌷㠠㔠灩渮㘲㜮ㄳ㜠㜠⸹〶ㄠ牥〠〠㠠㘹⸩ⴶ㘲⸹⡁汬⁶攊昊㔹㐱㤰慲攠杩癥渠睩瑨敳灥挠⸲㌷‸‱㌶ ㄹ⁰楮⸶㈷⸱〵㠮㜰㈶〮㝄卹浢潬⥔樊䕔㌷㔲⸱㠹‱〮⤭㘮‹と楳⁰潬䕓䐠䡵浡渠䉯摹⁍潤敬⁴敳瑔搠攠䅅䌱⸲㠲⸶㔲㈳㈲㤱㠸〶㌯呔㌠ㄠ呦ਸ㠠㐳㘮㔳㔴‴㠳㈲㤠呭ਰ‰″挊〠呷㐱㠰儱㐴⸵㠶攊‵㔵⸱㤳㐳㌵呔㌠ㄠ呦ਸ㠠㐳㘮㔳㔴‴㠳㈲㤠呭ਰ‰″挊〠呷㐱㠰

卹浢潬

RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

THERMAL CHARACTERISTICS

12.ReferTING RANGES and/or APPLICATION INFORMATION for Safe

Operating parameters.

13.JEDEC standard: JESD51−2, and JESD51−3.

ISOLATION CHARACTERISTICS

14. Device i considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together for input to output isolation test, and pins 9 to 11 are shorted together and pins 14 to 16 are shorted together for between channel isolation test.

15.5,000 V_{RMS} for 1–minute duration is equivalent to 6,000 V_{RMS} for 1–second duration for input to output isolation test, and Impulse Test

> 10 ms; sample tested for between channel isolation test.

16.The input–s0258pm(mf.5768 0 TD.9.(V4est, and pins)(9Ir)4.3(Safe)]TJn9D.j6.5 0 ()Tjlevplesafety specific 0 TD0)DIN VDETm08841.1055 TD.0079.441est, a

ELECTRICAL CHARACTERISTICS (V_{DD} = 5 V, V_{CCA} = V_{CCB} = 12 V, or 20 V (Note 18) and VSSA

TYPICAL CHARACTERISTICS

Figure 6. Quiescent V_{DD} Supply Current vs. Temperature (V_{DD} = 5 V, INA = INB = 0 V, ENA/DIS = 5 V **or , INA = INB = 5 V, ENA/DIS = 0 V and No Load)**

Figure 8. V_{DD} Operating Current vs. Temperature **(V_{DD}** = 5 V, No Load, and Switching **Frequency = 500 kHz)**

 46 $\frac{44}{3}$ 4.2

Figure 7. Quiescent V_{DD} Supply Current vs. Temperature (V_{DD} = 5 V, INA = INB = ENA/DIS = 5 V **and No Load)**

Figure 9. V_{DD} Operating Current vs. Temperature (V_{DD} = 5 V, No Load, and Different Switching **Frequency)**

Figure 10. Per Channel V_{DD} Operating Current vs. Temperature (V_{DD} = 5 V, No Load, and Different **Switching Frequency**

TYPICAL CHARACTERISTICS (CONTINUED)

Figure 12. Per Channel V_{CC} Operating Current vs. **Temperature (No Load and Switching Frequency = 500 kHz**

Figure 14. Per Channel Operating Current vs. Frequency (CLOAD = 1 nF, VCCA = VCCB = 12 V, or 25 V)

Figure 13. Per Channel Operating Current vs. Frequency (No Load, $V_{\text{CCA}} = V_{\text{CCB}} = 12$ V, or 25 V)

Figure 15. Per Channel Operating Current vs. Frequency (C_{LOAD} = 1.8 nF, $V_{CCA} = V_{CGB} = 12$ **V, or 25 V)**

Figure 16. Per Channel V_{CC} Quiescent Current vs. V_{CC} Supply Voltage (INA = INB = 0 V, ENA = 5 V)

Figure 17. Per Channel V_{CC} Quiescent Current vs. V_{CC} Supply Voltage (INA = INB = 5 V, ENA = 5 V)

Figure 30. Input Logic Threshold vs. Temperature (INA, INB, and ANB)

Figure 31. Input Logic Hysteresis vs. Temperature (INA, INB, and ANB)

Figure 32. ENA/DIS Threshold vs. Temperature (ENABLE, and DISABLE)

Figure 33. ENA/DIS Hysteresis vs. Temperature (ENABLE, and DISABLE)

Figure 34. Rise/Fall Time vs. Temperature (CLOAD = 1.8 nF)

Figure 36. ENA/DIS Delay Time vs. Temperature Figure 37. Dead Time vs. Temperature (R_{DT} = Open)

Figure 38. Dead Time vs. Temperature $(R_{DT} = 20 \text{ k}\Omega)$

) Figure 39. Dead Time vs. Temperature (R_{DT} = 100 kΩ)

Figure 40. Dead Time Mismatching vs. Temperature Figure 41. Dead Time vs. R_{DT}

Figure 42. Turn−on Propagation Delay vs. Temperature Figure 43. Turn−off Propagation Delay vs. Temperature

Programmable Dead−Time

Dead time is automatically inserted whenever the dead time of the external two input signals (between INA and INB signals) is shorter than internal setting dead times (DT1 and

DT2). Otherwise, if the external input signal dead times are larger than internal dead− time, the dead time is not modified by the gate driver and internal dead−time definition as shown in Figure 50.

Figure 50. Internal Dead−Time Definitions

Input to Output Operation Definitions

The NCP51563 provides important protection functions such as independent under−voltage lockout for both gate driver; enable or disable function and dead−time control function. Figure 52 shows an overall input to output timing diagram when shutdown mode via ENA/DIS pin in the

CASE−A, and Under−Voltage Lockout protection on the primary− and secondary−sides power supplies events in the *CASE−B*. The gate driver output (OUTA and OUTB) were turn−off when cross−conduction event at the dead time control mode in the *CASE−C*.

Figure 52. Overall Operating Waveforms Definitions at the Dead−Time Control Mode

Input and Output Logic Table

Table 1 shows an input to output logic table according to the dead time control modes and an enable or disable operation mode.

Table 1. INPUT AND OUTPUT LOGIC TABLE

23."X" means L, H or left open.

Input Signal Configuration

configuration through the ANB pin for GREP 150 Policience. below Table 2. Unused input pins (e.g. INA, INB, and AI The NCP51563 allows to set the input signal the shutdown function (e.g. Disable or Enable mod There are four operating modes that allow to change theshould be tied to GND to achieve better noise immun configuration of the input to output channels (e.g. single In addition, the ANB pin has an internal filter ti input – dual output, or dual input – dual output), and select typically 3.3us to achieve the noise immunity.

Table 2. INPUT SIGNAL CONFIGURATION LOGIC TABLE

Mode

1

Figure 53 shows an operating timing chart of input to When it is not possible to connect ANB to GND t output and shutdown function according to the ANB and external pullï

ENA/DIS pins setting. The ENA/DIS and ANB pins are only functional when Y_D stays above the specified UVLO threshold. It is recommended to tie these pins to Ground if the ENA/DIS and ANB pins are not used to achieve better noise immunity, and it is recommended to bypass using a 1 nF low ESR/ESL capacitor close to these pins for the DISABLE (e.g. NCP51563xB) mode.

PROTECTION FUNCTION

The NCP51563 provides the protection features include enable or disable function, Cross Conduction Protection, and Under−Voltage Lockout (UVLO) of power supplies on primary-side (V_{DD}), and secondary-

VCCX Power−Up and INX Signal

To provide a variety of Under−Voltage Lockout (UVLO) thresholds NCP51563 has a power−up delay time during initial V_{CCX} start-up or after POR event.

In case IN_X pins are active when V_{CCX} is above 4.7 V, outputs would occur until settling time has elapsed as shown in Figure 55 (A). If IN_X are only active after settling time has expired, outputs won't be active until V_{CCX} cross NCP51561 specific V_{CCUV+} as shown in Figure 55 (B).

A. Power up with PWM signals during Preset

Figure 55. V_{CCX} Power−up

Common Mode Transient Immunity Testing

Figure 59 is a simplified diagram of the Common Mode Transient Immunity (CMTI) testing configuration.

CMTI is the maximum sustainable common−mode voltage slew rate while maintaining the correct output.

CMTI applies to both rising and falling common−mode voltage edges. CMTI is tested with the transient generator connected between GND and V_{SSA} and V_{SSB}. $(V_{CM} = 1500 V).$

Figure 59. Common Mode Transient Immunity Test Circuit

APPLICATION INFORMATION

This section provides application guidelines when using the NCP51563.

Power Supply Recommendations

It is important to remember that during the Turn−On of switch the output current to the gate is drawn from the V_{CCA} and V_{CCB} supply pins. The V_{CCA} and V_{CCB} pins should be bypassed with a capacitor with a value of at least ten times the gate capacitance, and no less than 100 nF and located as close to the device as possible for the purpose of decoupling. A low ESR, ceramic surface mount capacitor is necessary. We recommend using 2 capacitors; a 100 nF ceramic surface−mount capacitor which can be very close to the pins of the device, and another surface−mount capacitor of few microfarads added in parallel.

In addition, it is recommended to provide various V_{CCX} Under−Voltage Lockout voltage options (e.g. 8−V, or 13–V), the V_{CCX} rising time from 5–V to 6–V should be at least 16 µs or above at initial start-up.

Input Stage

The input signal pins (INA, INB, ANB, and ENA/DIS) of the NCP51563 are based on the TTL compatible input–threshold logic that is independent of the V_{DD} supply voltage. The logic level compatible input provides a typically high and low threshold of 1.6 V and 1.1 V respectively. The input signal pins impedance of the $NCP51563$ is 200 k Ω typically and the INA, INB, and ANB pins are pulled to GND pin and ENA/DIS pin is pulled to V_{DD} pin for an ENABLE version as shown in Figure 60.

Consideration of Driving Current Capability

Peak source and sink currents (I_{SOURCE}, and I_{SINK}) capability should be larger than average current $(I_{G, AV})$ as shown in Figure 62.

Figure 62. Definition of Current Driving Capability

The approximate maximum gate charge Q_G that can be switched in the indicated time for each driver current rating may be calculate: Needed driver current ratings depend on what gate charge Q_G must be moved in what switching time tSW−ON/OFF because average gate current during switching is I_G .

$$
I_{G.AV} = \frac{Q_G}{t_{SW,ON/OFF}}
$$
 (eq. 1)

The approximate gate driver source and sink peak currents can be calculated as below equations.

At turn−on (Sourcing current)

$$
I_{\text{SOURCE}} \ge 1.5 \times \frac{Q_{\text{G}}}{t_{\text{SW,ON}}} \tag{eq.2}
$$

At turn−off (Sinking current)

$$
I_{\text{SINK}} \ge 1.5 \times \frac{Q_{\text{G}}}{t_{\text{SW,OFF}}} \tag{eq. 3}
$$

where, Q_G = Gate charge at V_{GS} = V_{CC}

 $t_{SW, ON/OFF} = Switch On / Off time$

 1.5 = empirically determined factor

(Influenced by IG,AV vs. IDRV, and circuit parasitic)

Consideration of Gate Resistor

The gate resistor is also sized to reduce ringing voltage by parasitic inductances and capacitances. However, it limits the current capability of the gate driver output. The limited current capability value induced by turn−on and off gate resistors can be obtained with below equation.

$$
I_{\text{SOWRCE}} = \frac{V_{\text{CC}} - V_{\text{OH}}}{R_{\text{G,ON}}}
$$

$$
I_{\text{SINK}} = \frac{V_{\text{CC}} - V_{\text{OL}}}{R_{\text{G,OFF}}}
$$
(eq. 4)

where:

ISOURCE: Source peak current ISINK: Sink peak current. V_{OH}: High level output voltage drop V_{OL}: Low level output voltage drop

Application Circuits with Output Stage Negative Bias

SiC MOSFET unique operating characteristics need to be carefully considered to fully benefits from SiC characteristics. The gate driver needs to be capable of providing $+20$ V and -2 V to -5 V negative bias with minimum output impedance and high current capability.

When parasitic inductances are introduced by non−ideal PCB layout and long package leads (e.g. TO−220 and TO−247 type packages), there could be ringing in the gate−source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn−on and even shoot−through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Negative voltage can improve the noise tolerance of SiC MOSFET to suppress turning it unintentionally. The negative gate−source voltage makes the capacitance of Cgd becoming lower, which can reduce the ringing voltage.

Below are a few examples of implementing negative gate drive bias. The first example with negative bias with two isolated−bias power supplies as shown in Figure 63.

Power supply VHx determines the positive drive output voltage and VLx determines the negative turn−off voltage for each channels. This solution requires more power supplies than the conventional bootstrapped power supply example; however, it provides more flexibility when setting the positive, VHx, and negative, VLx, rail voltages.

Figure 63. Negative Bias with Two Isolated−Bias Power Supplies

Figure 64. Negative Bias with Zener Diode on Single Isolated−Bias Power Supply

[www.onsemi.com](http://www.�۶���Ƶ.com/) 30

NCP51563

SOIC-16 WB LESS PINS 12 & 13 CASE 752AJ **ISSUE O**

DATE 17 FEB 2021

the ON S^g

re download

onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or subsidiaries