MARKING DIAGRAMS

/

The NCN8025 / NCN8025A is a compact and cost effective single smart card interface IC. It is dedicated for 1.8 V / 3.0 V / 5.0 V smart card reader/writer applications. The card V_{CC} supply is provided by a built in very low drop out and low noise LDO.

The device is fully compatible with the ISO 7816 3, EMV 4.3, UICC and related standards including NDS and other STB standards (Nagravision, Irdeto...). It satisfies the requirements specifying conditional access into Set Top Boxes (STB) or Conditional Access Modules (CAM and CAS).

This smart card interface IC is available in a QFN 24 package (NCN8025A) providing all of the industry standard features usually required for STB smart card interface. It is also offered in a very compact package profile, QFN 16 (NCN8025), satisfying the requirements of cost efficiency and space saving requested by CAM and SIM applications.

For details regarding device implementation refer to application note AND8003/D, available upon request (please contact your local **onsemi** sales office or representative).

Features

Single IC Card Interface

Fully Compatible with ISO 7816 3, EMV 4.3, UICC and Related Standards Including NDS and Other STB Standards (Nagravision, Irdeto...) 3 Bidurectional Buffered I/O Level Shifters (C4, C7 and

C8) (QFN 24) 1 Bidirectional I/O Level Shifter for

the QFN 16 compact version 1.8 V, 3.0 V or 5.0 V \pm 5 % Regulated Card Power

Supply Generation such as ICC \leq 70 mA

Regulator Power Supply: $V_{DDP} = 2.7 \text{ V}$ to 5.5 V (@ 1.8 V).

3.0 V to 5.5 V (@ 3.0 V) & 4.85 V to 5.5 V (@ 5.0 V)

Independent Power Supply range on Controller

Interface such as $V_{DD} = 2.7$ V to 5.5 V

Handles Class A, B and C Smart Cards

Short Circuit Protection on all Card Pins

Support up to 27 MHz input Clock with Internal

Division Ratio 1/1, 1/2, 1/4 and 1/8 through CLKDIV1 and CLKDIV2

ESD Protection on Card Pins up to +8 kV (Human Body Model)



ORDERING INFORMATION

See detailed ordering and shipping information on page 13 of this data sheet.

Activation / Deactivation Sequences (ISO7816 Sequencer)

Fault Protection Mechanisms Enabling Automatic Device Deactivation in Case of Overload, Overheating, Card Take off or Power Supply Drop out (OCP, OTP, UVP)

Interrupt Signal INT for Card Presence and Faults External Under Voltage Lockout Threshold Adjustment on VDD (PORADJ Pin) (Except QFN 16) Available in 2 Package Formats: QFN 24 (NCN8025A) and QFN 16 (NCN8025) These are Pb Free Devices

Typical Application

Pay TV, Set Top Box Decoder with Conditional Access and Pay per View

Conditional Access Module (CAM / CAS)

SIM card interface applications (UICC / USIM)

Point Of Sales and Transaction Terminals

Electronic Payment and Identification





PIN FUNCTION AND DESCRIPTION

Pin (QFN24)	Pin (QFN16)	Name	Туре	Description
6	-	CAUX2		

ATTRIBUTES

Characteristics	Values
ESD protection Human Body Model (HBM) (Note 1) Card Pins (card interface pins 3–11) All Other Pins Machine Model (MM) Card Pins (card interface pins 3–11) All Other Pins	8 kV 2 kV 400 V 150 V
Moisture sensitivity (Note 2) QFN–24 and QFN–16	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test	

1. Human Body Model (HBM), R = 1500Ω , C = 100 pF. 2. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS (Note 3)

Rating	Symbol	Value	Unit
Regulator Power Supply Voltage	V _{DDP}	–0.3 V _{DDP} 5.5	V
Power Supply from Microcontroller Side	V _{DD}	–0.3 V _{DD} 5.5	V
External Card Power Supply	CVCC	-0.3 CVCC 5.5	V
Digital Input Pins	V _{in}	–0.3 V _{in} V _{DD}	V
Digital Output Pins (I/Ouc, AUX1uc, AUX2uc, INT)	V _{out}	–0.3 V _{out} V _{DD}	V
Smart card Output Pins	V _{out}	-0.3 V _{out} CVCC	V
Thermal Resistance Junction-to-Air (Note 4) QFN-24 QFN-10	R _{0JA}	37 48	C/W
Operating Ambient Temperature Range	T _A	-40 to +85	С
Operating Junction Temperature Range	TJ	-40 to +125	-

5.5 V, VD	$DP = 0^{\circ}$, $T_{amb} = 20^{\circ}$, $T_{CLKIN} = 10^{\circ}$ (T_{CLKIN	1	1	1	-
Symbol	Parameter	Min	Тур	Max	Unit
F _{CLKIN}	Clock frequency on pin CLKIN (Note 7)	-	_	27	MHz
V _{IL}	Input Voltage level Low: CLKIN, RSTIN, CLKDIV1, CLKDIV2, CMDVCC, VSEL0, VSEL1	-0.3	-	0.3 x V _{DD}	V
V _{IH}	Input Voltage level High: CLKIN, RSTIN, CLKDIV1, CLKDIV2, CMDVCC, VSEL0, VSEL1	0.7 x V _{DD}	-	V _{DD} + 0.3	V
I _{IL}	CLKDIV1, CLKDIV2, \overline{CMDVCC} , RSTIN, CLKIN, VSEL0, VSEL1 Low Level Input Leakage Current, V _{IL} = 0 V	-	-	1	μΑ
I _{IH}	CLKDIV1, CLKDIV2, \overline{CMDVCC} , RSTIN, CLKIN, VSEL0, VSEL1 Low Level Input Leakage Current, V _{IH} = V _{DD}	-	_	1	μΑ
VIL	Input Voltage level Low: I/Ouc, AUX1uc, AUX2uc	-0.3		0.5	V
VIH	Input Voltage level High: I/Ouc, AUX1uc, AUX2uc	0.7 x V _{DD}		V _{DD} + 0.3	V
I _{IL}	I/Ouc, AUX1uc, AUX2uc Low level input leakage current, $V_{IL} = 0 V$	-	-	600	μΑ
I _{IH}	I/Ouc, AUX1uc, AUX2uc High level input leakage current, $V_{IH} = V_{DD}$	-	-	10	μΑ
V _{OH}	l/Ouc, AUX1uc, AUX2uc data channels, @ Cs \leq 30 pF High Level Output Voltage (CRD_I/O = CAUX1 = CAUX2 = CVCC) $I_{OH} = -40 \ \mu A \text{ for } V_{DD} > 2 \ V (I_{OH} = -20 \ \mu A \text{ for } V_{DD} \leq 2 \ V)$	0.75 x V _{DD}	-	V _{DD} + 0.1	v
V _{OL}	Low Level Output Voltage (CRD_I/O = CAUX1 = CAUX2 = 0 V) I_{OL} = + 1 mA		-	0.3	V
t _{Ri/Fi}	Input Rising/Falling times (Note 7)		-	1.2	μs
t _{Ro/Fo}	Output Rising/Falling times (Note 7)		-	0.1	μs
R _{pu}	I/0uc, AUX1uc, AUX2uc Pull Up Resistor	8	11	16	kΩ
V _{OH}	Output High Voltage INT @ $I_{OH} = -15 \mu\text{A}$ (source)		_	_	V
V _{OL}	Output Low Voltage INT @ I _{OL} = 2 mA (sink)	0	_	0.30	V

60

 $k\Omega$

40

50

HOST INTERFACE SECTION CLKIN, RSTIN, I/Ouc, AUX1uc, AUX2uc, CLKDIV1, CLKDIV2, CMDVCC, VSEL0, VSEL1 (VDD =

R_{INT}

Guaranteed by design and characterization.
 Option available under request (metal change). The current option is an inverter–like output.

TNT Pull Up Resistor (open-drain output configuration option) (Note 8)

Symbol	Parameter	Min	Тур	Max	Unit
V _{OH} V _{OL}	CRST @ CVCC = 1.8 V, 3.0 V, 5.0 V Output RESET V _{OH} @ I _{rst} = -200 μA Output RESET V _{OL} @ I _{rst} = 200 μA	0.9 x CVCC 0	-	CVCC 0.20	V V
t _R t _F t _{R/F}	Output RESET Rise time @ C _{out} = 100 pF (Note 9) Output RESET Fall time @ C _{out} = 100 pF (Note 9) Output Rise/Fall times @ CVCC = 1.8 V & C _{out} = 100 pF (Note 9)	- - -	- - -	100 100 200	ns ns ns
td	RSTIN to CRST delay – Reset enabled (Note 9)	-	-	2	μs
	CCLK @ CVCC = 1.8 V, 3.0 V or 5.0 V				
F _{CRDCLK}	Output Frequency (Note 9)	-	-	27	MHz
V _{OH} V _{OL}	Output CCLK V _{OH} @ $I_{clk} = -200 \ \mu A$ Output CCLK V _{OL} @ $I_{clk} = 200 \ \mu A$	0.9 x CVCC 0	-	CVCC +0.2	V V
F _{DC}	Output Duty Cycle (Note 9)	45	_	55	%
t _{rills} t _{ulsa}	Rise & Fall time Output CCLK Rise time @ C _{out} = 33 pF (Note 9) Output CCLK Fall time @ C _{out} = 33 pF (Note 9)	- -	- -	16 16	ns ns
SR	Slew Rate @ C _{out} = 33 pF (CVCC = 3.0 V or 5.0 V) (Note 9)	0.2	-	-	V/ns
	CAUX1, CAUX2, CI/O @ CVCC = 1.8 V, 3.0 V, 5.0 V				
V _{IH}	Input Voltage High Level 1.8 V Mode 3.0 V Mode 5.0 V Mode	1.0 1.6 2.3	- - -	CVCC + 0.3 CVCC + 0.3 CVCC + 0.3	V V V
VIL	Input Voltage Low Level 1.8 V mode 3.0 V mode 5.0 V mode	-0.30 -0.30 -0.30	- -	0.50 0.80 1.00	V V V
I _{IL} I _{IH}	Low Level Input current $V_{IL} = 0 V$ High Level Input current $V_{IH} = CVCC$	-		600 10	μΑ μΑ
V _{OH}	Output V _{OH} @ I _{OH} = -40 μ A for CVCC = 3.0 V and 5.0 V @ I _{OH} = -20 μ A for CVCC = 1.8 V	0.8 x CVCC 0.8 x CVCC		CVCC + 0.1 CVCC + 0.1	V V
V _{OL}	Output V _{OL} @ I _{OL} = 1 mA, V _{IL} = 0 V for CVCC = 1.8 V @ I _{OL} = 1 mA, V _{IL} = 0 V for CVCC = 3.0 V and 5.0 V	0 0	- -	0.27 0.30	V V
t _{Ri / Fi}	Input Rising/Falling times (Note 9)	-	-	1.2	μs
t _{Ro / Fo}	Output Rising/Falling times / $C_{out} = 80 \text{ pF}$ (Note 9)	-	-	0.1	μs
F _{bidi}	Maximum data rate through bidirectional I/O, AUX1 & AUX2 channels (Note 9)	-	-	1	MHz
R _{PU}	CAUX1, CAUX2, CI/O Pull– Up Resistor	8	11	16	kΩ
t _{IO}	Propagation delay IOuc -> CI/O and CI/O -				

SMART	CARD INTERFACE SECTION CI/O,	CAUX1, CAUX2,	CCLK, CRST,	PRES, PRES (VDC	= 3.3 V; V _{DDP} = 5	V; T _{amb} = 25 C;
F _{CLKIN} =	10 MHz)					

can be interesting to adjust this threshold at a higher value and by the way increase the V_{DD} supply dropout detection level which enables a deactivation sequence if the V_{DD} voltage is too low.

For example, there are microcontrollers for which the minimum supply voltage insuring a correct operating is higher than 2.6 V; increasing UVLO_{VDD} (V_{DD} falling) is consequently necessary. Considering for instance a resistor bridge with R1 = 56 k Ω , R2 = 42 k Ω and V_{POR} = 1.27 V typical the V_{DD} dropout detection level can be increased up to:

$$\text{UVLO} = \frac{56k + 42k}{42k} \text{V}_{\text{POR-}} = 2.96 \text{ V} \qquad (\text{eq. 2})$$

CLOCK DIVIDER:

The input clock can be divided by 1/1, 1/2, 1/4, or 1/8, depending upon the specific application, prior to be applied to the smart card driver. These division ratios are programmed using pins CLKDIV1 and CLKDIV2 (see Table 2). The input clock is provided externally to pin CLKIN.

Table 2. CLOCK FREQUENCY PROGRAMMING

CLKDIV1	CLKDIV2	F _{CCLK}
0	0	CLKIN / 8
0	1	CKLKIN / 4
1	0	CLKIN
1	1	CLKIN / 2

The clock input stage (CLKIN) can handle a 27 MHz maximum frequency signal. Of course, the ratio must be defined by the user to cope with Smart Card considered in a given application

In order to avoid any duty cycle out of the 45% / 55% range specification, the divider is synchronized by the last flip flop, thus yielding a constant 50% duty cycle, whatever be the divider ratio 1/2, 1/4 or 1/8. On the other hand, the output signal Duty Cycle cannot be guaranteed 50% if the division ratio is 1 and if the input Duty Cycle signal is not within the 46% - 56% range at the CLKIN input.

When the signal applied to CLKIN is coming from the external controller, the clock will be applied to the card under the control of the microcontroller or similar device after the activation sequence has been completed.

DATA I/O, AUX1 and AUX2 LEVEL SHIFTERS

The three bidirectional level shifters I/O, AUX1 and AUX2 adapt the voltage difference that might exist between the micro controller and the smart card. These three channels are identical. The first side of the bidirectional level

POWER-DOWN

When the communication session is completed the NCN8025 / NCN8025A runs a deactivation sequence by setting High CMDVCC. The below power down sequence is executed:

CRST is forced to Low CCLK is set Low 12 µs after CRST. CI/O, CAUX1 and CAUX2 are pulled Low Finally CVCC supply can be shut off.



Figure 7. Deactivation Sequence

FAULT DETECTION

In order to protect both the interface and the external smart card, the NCN8025 / NCN8025A provides security features to prevent failures or damages as depicted here after.

Card extraction detection

V_{DD} under voltage detection

Short circuit or overload on CVCC

DC/DC operation: the internal circuit continuously senses the CVCC voltage (in the case of either over or under voltage situation).

DC/DC operation: under voltage detection on $V_{\ensuremath{\text{DDP}}}$ Overheating

Card pin current limitation: in the case of a short circuit to ground. No feedback is provided to the external MPU.



Figure 8. Fault Detection and Interrupt Management

Interrupt Pin Management:

A card session is opened by toggling <u>CMDVCC</u> High to Low.

Before a card session, $\overline{\text{CMDVCC}}$ is supposed to be in a High position. $\overline{\text{INT}}$ is Low if no card is present in the card connector (Normally open or normally closed type). $\overline{\text{INT}}$ is High if a card is present. If a card is inserted ($\overline{\text{INT}}$ = Highv N1oc Tm 20T As illustrated by Figure 8 the device has a debounce timer of 8 ms typical duration. When a card is inserted, output \overline{INT} goes High only at the end of the debounce time. When the card is removed a deactivation sequence is automatically and immediately performed and \overline{INT} goes Low.

ESD PROTECTION

The NCN8025 / NCN8025A includes devices to protect the pins against the ESD spike voltages. To cope with the different ESD voltages developed across these pins, the built in structures have been designed to handle either 2 kV, when related to the micro controller side, or 8 kV when connected with the external contacts (HBM model). Practically, the CRST, CCLK, CI/O, CAUX1, CAUX2, PRES and PRES pins can sustain 8 kV. The CVCC pin has the same ESD protection and can source up to 70 mA continuously, the absolute maximum current being internally limited with a max at 150 mA. The CVCC current limit depends on V_{DDP} and CVCC.





2.90

DIMENSIONS: MILLIMETERS

QFN16 3*3*0.75 MM, 0.5 P CASE 488AK-01 ISSUE O



SCALE 2:1



DATE 13 SEP 2004

- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
 L_{max} CONDITION CAN NOT VIOLATE 0.2 MM SPACING BETWEEN LEAD TIP AND FLAG.
- - 0.00 0.05 Α1
 - A3
 - 0.20 REF 0.18 0.30 0.18 b

GENERIC **MARKING DIAGRAM***

16 XXXX XXXX

1

ALYW

XXXX = Specific Device Code

- = Assembly Location А
- L = Wafer Lot
- Y = Year
- W = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G", may or not be present.

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi