

# 12-Bit Low Power SAR ADC

## NCD98010, NCD98011

The NCD98010 (unsigned output) and the NCD98011 (signed output) ADC products provide an extremely low power solution for analog to digital conversion applications using a capacitor-based successive-approximation architecture. Optimized for low power and speed, the NCD98010/1 can achieve a sample rate of 2 MSPS while consuming less than 1 mW of power. The device also features a large input voltage range of 1.65 V to 3.3 V for various applications for both analog and digital supplies. The SPI-compatible interface provides a straight-forward data-acquisition method.

### Features

- Nanowatt Power Consumption
- Fully Differential Input
- 2-MSPS Throughput
- Small Package Size
- Pre-Calibrated
- SPI Interface
- These Devices are Pb-Free, Halogen Free/BFR Free and icesces a1T4 0

- Portable Medical Equipment
- Glucose Meters






Figure 1. Block Diagram

### MARKING DIAGRAMS




X2QFN8  
DP SUFFIX  
CASE 722AM



XX = Specific Device Code  
M = Date Code

### PIN CONFIGURATION



### ORDERING INFORMATION

Device	Package	Shipping†
NCD98010XMXTAG	X2QFN	5000 / Tape & Reel
NCD98011XMXTAG		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NCD98010, NCD98011

## PIN DESCRIPTION

X2QFN Pin No.	Name	Function
1	CSN	Chip select (active low)
2	OUT	Data Output (serialized)
3	CLK	Clock
4	VDD	Digital I/O supply voltage
5	GND	Common ground for all pins
6	VCC	Analog supply and ADC reference voltage
7	V <sub>INP</sub>	Analog input, positive signal
8	V <sub>INN</sub>	Analog input, negative signal

## MAXIMUM RATINGS

Rating	Symbol
--------	--------

# NCD98010, NCD98011

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 3\text{ V}$ , unless otherwise noted)

Parameter	Conditions	Symbol	Min	Typ
<b>POWER SUPPLY REQUIREMENTS</b>				
Analog Supply and ADC reference		$V_{CC}$	1.65	3
Digital I/O Supply		$V_{DD}$	1.65	3
Analog Supply Current	2 MSPS for $V_{CC} = 3.6\text{ V}$	$I_{VCC}$		100
	1 MSPS for $V_{CC} = 3\text{ V}$			50
	100 kSPS for $V_{CC} = 3.6\text{ V}$			7
	1 MSPS for $V_{CC} = 1.8\text{ V}$			1
Analog Power Dissipation	2 MSPS for $V_{CC} = 3.6\text{ V}$	$P_{VCC}$		
	1 MSPS for $V_{CC} = 3\text{ V}$			
	100 kSPS for $V_{CC} = 3.6\text{ V}$			
	1 MSPS for $V_{CC} = 1.8\text{ V}$			
Digital Supply Current Dependent on SDO loading (tested with $\sim 7\text{ pF}$ )	2 MSPS for $V_{DD} = 3.6\text{ V}$	$I_{VDD}$		
	1 MSPS for $V_{DD} = 3\text{ V}$			
	100 kSPS for $V_{DD} = 3.6\text{ V}$			
	1 MSPS for $V_{DD} = 1.8\text{ V}$			
Standby current (CSN high) (Note 2)	$V_{CC} = 3.6\text{ V}$	$I_{STNDBY}$		

# NCD98010, NCD98011

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C, V<sub>CC</sub> = 3 V, unless otherwise noted)

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
<b>DYNAMIC CHARACTERISTICS</b>						
Total-Harmonic Distortion	f <sub>IN</sub> = 1 kHz V <sub>CC</sub> = 3.3 V	THD		-80		dB
	f <sub>IN</sub> = 1 kHz V <sub>CC</sub> = 1.8 V			-80		
Signal-to-Noise and Distortion (Note 4)	f <sub>IN</sub> = 1 kHz V <sub>CC</sub> = 3.3 V	SINAD	68	69		dB
	f <sub>IN</sub> = 1 kHz V <sub>CC</sub> = 1.8 V			62		
Spurious-Free Dynamic Range (Note 4)	f <sub>IN</sub> = 1 kHz V <sub>CC</sub> = 3.3 V	SFDR	69	80		dB
	f <sub>IN</sub> = 1 kHz V <sub>CC</sub> = 1.8 V			74		

### DIGITAL INPUT/OUTPUT

High-Level Input Voltage		V <sub>IH</sub>	V <sub>DD</sub> *0.7			V
Low-Level Input Voltage		V <sub>IL</sub>			V <sub>DD</sub> *0.3	V
High-Level Output Voltage	2 mA drive	V <sub>OH</sub>	V <sub>DD</sub> - 0.5 V			V
Low-Level Output Voltage	2 mA drive	V <sub>OL</sub>			GND+0.5	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Standby current includes both digital and analog currents.
3. INL and DNL parameters were verified via bench testing and are not used for production screening.
4. SINAD and SFDR are tested at production and guaranteed by correlation to bench test results.

## TIMING CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Conditions	Symbol	Min	Typ	Max	Unit
<b>TIMING SPECIFICATIONS</b>						
Throughput		f <sub>THROUGH</sub>			2	MSPS
Cycle Time		f <sub>CYCLE</sub>	0.5			μs
Conversion Time		f <sub>CONV</sub>	437.5			ns
Data Delay				1		cycle

### TIMING REQUIREMENTS

Acquisition Time (CSN high)		t <sub>ACQ</sub>	62.5			ns
CLK Frequency		f <sub>CLK</sub>			32	MHz
CLK Period		t <sub>CLK</sub>			31.25	ns
CSN Falling to 1 <sup>st</sup> SCLK falling edge		t <sub>CSN_SCLK</sub>	15.75			ns
Last SCLK falling edge to CSN rising		t <sub>SCLK_CSN</sub>	15.75			ns
Falling SCLK to SDO valid (Note 5)	Assumed 10 pF Load	t <sub>SDO_VALID</sub>			30	ns

5. When SCLK is running at higher frequencies, the t<sub>SDO\_VALID</sub> of 30 ns requires SDO to be sampled on the falling edge of SCLK at the end of the bit width just before SDO changes to the next output. This will ensure acquisition of the correct data. For example, location A shown below would be the best place to sample SDO for the acquisition of bit 9.

# NCD98010, NCD98011



Data: N-1


Figure 2. Serial Interface Timing











**Figure 16. Spurious Free Dynamic Range in the Frequency Domain**



## NCD98010, NCD98011

1  $\mu$ F. All decoupling capacitors must connect directly to a low impedance ground plane in order to be effective. Short traces or vias are required to minimize additional series inductance. Ceramic capacitors are recommended based on their low ESR and ESL. X7R ceramic capacitors are recommended for applications involving a wide temperature range.

### Minimal Component Realization

For applications where minimizing board space trumps ADC performance, the NCD98010/1 connection diagram can be reduced as shown in Figure 21 below. The removal of the input buffering may be an option depending on the nature of the differential analog input source. Removing the anti-aliasing filter would come at the expense of reduced ENOB due to the digitization of aliased signals.






Figure 21. Reduced Component Connection Diagram


**X2QFN8, 1.5x1.5, 0.5P**  
CASE 722AM  
ISSUE O

DATE 20 JUL 2018



ASME Y14.5M, 1994-R

3. DIMENSION b APPLICABLE TO THE PLATED TERMINALS AND IS MEASURED BETWEEN THE PLATED TERMINALS AND IS MEASURED BETWEEN THE PLATED TERMINALS 0.20 FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.



			MAX.
			0.40
			0.05
			0.25
D		1.50	1.55
		1.45	1.5
L		0.30	0.35
L1		-	0.10

DETAIL B

7X

CONSTRUCTIONS

BOTTOM VIEW


**GENERIC MARKING DIAGRAM\***



- X = Specific Device Code
- M = Date Code
- = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.



**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---