



3.3 V/5 V, 50 MHz to 200 MHz PECL Clock Synthesizer

NB4N507A

NOTE: Some of the devices on this data sheet have been
DISCONTINUED. Please refer to the table on page 6.

Free Package (EJWSevAw"18E6WgijAAqSsEBAQQtVtX5AXqtW21(4X0aA1RhG4QsbIAAqSGG"71x55AXqtW21(4X0aA1RhG4QsbIAA

NB4N507A




Figure 2. NB4N507A Logic Diagram

NB4N507A

Table 3. PIN DESCRIPTION

Pin # SOIC-16	Name	I/O	Description
1	X1/CLK	Crystal Input	Crystal or Clock Input
2,3	V _{DD}	Power Supply	Positive Supply Voltage (3.0 V to 5.5 V)
4	S1	Tri-Level Input	Multiplier Select Pin; When Left Open, Defaults to V _{DD} ÷ 2
5,6	GND	Power Supply	Negative Supply Voltage
7,10,11,12, 15	NC	No Connect	Pin 10 does not require an external resistor. The NB4N507A will function with or without a resistor on Pin 10.
8	CLKOUT	PECL Output*	Non-inverted differential PECL clock output.
9	CLKOUT	PECL Output*	Inverted differential PECL clock output.
13	OE	(LV)CMOS/(LV)TTL Input	Output Enable for the CLKOUT/CLKOUT Outputs. Outputs are enabled when HIGH or when left open; OE pin has internal pullup resistor. Disables both outputs when LOW. CLKOUT goes LOW, CLKOUT goes HIGH.
14	S0	Tri-Level Input	Multiplier Select Pin; When Left Open, Defaults to V _{DD} ÷ 2
16	X2	Crystal Input	Crystal Input

*The PECL Outputs are 15 mA open collector and must be DC loaded and AC terminated. See Figures 4, 5 and 6.

Table 4. ATTRIBUTES


Characteristics	Value
ESD Protection Human Body Model	> 1 kV
Machine Model	> 150 V
Charged Device Model	> 1 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	1145 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, see Application Note AND8003/D.

Table 5. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		6	V
V _I	Input Voltage			GND - 0.5 ≤ V _I ≤ V _{DD} + 0.5	V
T _A	Operating Temperature Range				

NB4N507A



NB4N507A

APPLICATIONS INFORMATION

High Frequency Differential PECL Oscillators: The NB4N507A, along with a low frequency fundamental mode crystal, can build a high frequency differential PECL output oscillator. For example, a 10 MHz crystal connected to the NB4N507A with the 12X output selected (S1 = 0, S0 = 1) produces a 120 MHz PECL output clock.

Crystal Oscillator Input Interface

The NB4N507A features an integrated crystal oscillator to minimize system implementation costs. The oscillator circuit is a parallel resonant circuit and thus, for optimum performance, a parallel resonant crystal should be used.

As the oscillator is somewhat sensitive to loading on its inputs, the user is advised to mount the crystal as close to the NB4N507A as possible to avoid any board level parasitics. Surface mount crystals are recommended, but not required.

High Frequency VCXO: The bandwidth of the PLL is guaranteed to be greater than 10 kHz. This means that the PLL will track any modulation on the input with a frequency of less than 10 kHz. By using this property, a low frequency VCXO can be built. The output can then be multiplied by the NB4N507A, thereby producing a high frequency VCXO.

High Frequency TCXO: Extending the previous application, an inexpensive, low frequency TCXO can be built and the output frequency can be multiplied using the NB4N507A.




Figure 7. Crystal Input Interface

NB4N507A

Resource Reference of Application Notes

- AN1405/D** – ECL Clock Distribution Techniques
- AN1406/D** – Designing with PECL (ECL at +5.0 V)
- AN1503/D** – ECLinPS™ I/O SPiCE Modeling Kit
- AN1504/D** – Metastability and the ECLinPS Family
- AN1568/D** – Interfacing Between LVDS and ECL
- AN1672/D** – The ECL Translator Guide
- AND8001/D** – Odd Number Counters Design
- AND8002/D** – Marking and Date Codes
- AND8020/D** – Termination of ECL Logic Devices
- AND8066/D** – Interfacing with ECLinPS
- AND8090/D** – AC Characteristics of ECL Devices


ECLinPS is a trademark of

SOIC-16 9.90x3.90x1.50 1.27P
CASE 751B
ISSUE L

SOIC-16 9.90x3.90x1.50 1.27P
CASE 751B
ISSUE L

DATE 29 MAY 2024

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

<p>S 1: 1. C C ✓ 2. BAS ✓ 3. ✓ 4. C C ✓ 5. ✓ 6. BAS ✓ 7. C C ✓ 8. C C ✓ 9. BAS ✓ 10. ✓ 11. C C ✓ 12. ✓ 13. BAS ✓ 14. C C ✓ 15. ✓ 16. C C ✓</p>	<p>S 2: 1. CA ✓ 2. A ✓ 3. C C ✓ 4. CA ✓ 5. CA ✓ 6. C C ✓ 7. A ✓ 8. CA ✓ 9. CA ✓ 10. A ✓ 11. C C ✓ 12. CA ✓ 13. CA ✓ 14. C C ✓ 15. A ✓ 16. CA ✓</p>	<p>S 3: 1. C C , #1 ✓ 2. BAS , #1 ✓ 3. , #1 ✓ 4. C C , #1 ✓ 5. C C , #2 ✓ 6. BAS , #2 ✓ 7. , #2 ✓ 8. C C , #2 ✓ 9. C C , #3 ✓ 10. BAS , #3 ✓ 11. , #3 ✓ 12. C C , #3 ✓ 13. C C , #4 ✓ 14. BAS , #4 ✓ 15. , #4 ✓ 16. C C , #4 ✓</p>	<p>S 4: 1. C C , #1 ✓ 2. C C , #1 ✓ 3. C C , #2 ✓ 4. C C , #2 ✓ 5. C C , #3 ✓ 6. C C , #3 ✓ 7. C C , #4 ✓ 8. C C , #4 ✓ 9. BAS , #4 ✓ 10. , #4 ✓ 11. BAS , #3 ✓ 12. BAS , #3 ✓ 13. BAS , #2 ✓ 14. BAS , #2 ✓ 15. BAS , #1 ✓ 16. , #1 ✓</p>
<p>S 5: 1. A , #1 ✓ 2. A , #1 ✓ 3. A , #2 ✓ 4. A , #2 ✓ 5. A , #3 ✓ 6. A , #3 ✓ 7. A , #4 ✓ 8. A , #4 ✓ 9. A , #4 ✓ 10. S C , #4 ✓ 11. A , #3 ✓ 12. S C , #3 ✓ 13. A , #2 ✓ 14. S C , #2 ✓ 15. A , #1 ✓ 16. S C , #1 ✓</p>	<p>S 6: 1. CA ✓ 2. CA ✓ 3. CA ✓ 4. CA ✓ 5. CA ✓ 6. CA ✓ 7. CA ✓ 8. CA ✓ 9. A ✓ 10. A ✓ 11. A ✓ 12. A ✓ 13. A ✓ 14. A ✓ 15. A ✓ 16. A ✓</p>	<p>S 7: 1. S C -C ✓ 2. C A () ✓ 3. C A () ✓ 4. A -C ✓ 5. C A () ✓ 6. C A () ✓ 7. C A () ✓ 8. S C -C ✓ 9. S C -C ✓ 10. C A () ✓ 11. C A () ✓ 12. C A () ✓ 13. A -C ✓ 14. C A () ✓ 15. C A () ✓ 16. S C -C ✓</p>	

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P	PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
