

Figure 2. Logic Diagram

INPUTS		OPERATING MODE	
ŌĒ	T/R	OPERATING MODE Non-Inverting	
L	L	B Data to A Bus	
L	Н	A Data to B Bus	
Н	Х	Z	

 $H = High\ Voltage\ Level;\ L = Low\ Voltage\ Level;\ Z = High\ Impedance\ State;\ X = High\ or\ Low\ Voltage\ Level$ and Transitions are Acceptable; For ICC reasons, Do Not Float Inputs

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Condition	Unit
V _{CCA} , V _{CCB}	DC Supply Voltage		-0.5 to +7.0		V
VI	DC Input Voltage	, T/R	–0.5 to V _{CCA} +0.5		V
V _{I/O}	DC Input/Output Voltage	An	-0.5 to V_{CCA} +0.5		V
		Bn	-0.5 to $V_{CCB} + 0.5$		V
I _{IK}	DC Input Diode Current OE	Ē, T/R	±20	V _I < GND	mA
I _{OK}	DC Output Diode Current		±50	$V_O < GND; V_O > V_{CC}$	mA

DC ELECTRICAL CHARACTERISTICS

	Parameter		Condition V	V _{CCA} V _{CCB}		T _A = 25°C		$T_A = -40 \text{ to } +85^{\circ}\text{C}$	
Symbol					V _{CCB}	Тур	G	Guaranteed Limits	
I _{IN}	Max Input Leak- age Current	ŌĒ, T/R	V _I = V _{CCA} , GND	5.5	3.6		±0.1	±1.0	μΑ
I _{OZA}	Max 3–State Out- put Leakage	An	$V_{I} = V_{IH}, V_{IL}$ $\overline{OE} = V_{CCA}$ $V_{O} = V_{CCA}, GND$	5.5	3.6		±0.5	±5.0	μΑ
I _{OZB}	Max 3–State Out- put Leakage	Bn	$V_{I} = V_{IH}, V_{IL}$ $\overline{OE} = V_{CCA}$ $V_{O} = V_{CCB}, GND$	5.5	3.6		±0.5	±5.0	μΑ
ΔI_{CC}	Maximum I _{CCT} per Input	An, OE T/R	V _I =V _{CCA} -2.1V	5.5	3.6	1.0	1.35	1.5	mA
		Bn	V _I =V _{CCB} -0.6V	5.5	3.6		0.35	0.5	mA
I _{CCA}	Quiescent V _{CCA} Supply Current		An=V _{CCA} or GND Bn=V _{CCB} or GND OE=GND T/R=GND	5.5	3.6		8	80	μΑ

www.




Figure 4. MC74LVX4245 Fits Into a System with 3V Subsystem and 5V Subsystem






Figure 5. MC74LVX4245 Pin Arrangement Is Compatible to 20-Pin 74 Series '245s




WAVEFORM 1 - PROPAGATION DELAYS $_{\pi} = _{F} = 2.5$, 10% 90%; = 1 $\rlap{\ \downarrow \ }$ H ; $_{...} = 500$



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $_{\overrightarrow{A}}=~_{F}=2.6~~,10\%~~90\%;~~=1\rlap{\/}{\psi}H~;~_{\cancel{A}}=500$

Figure 6. AC Waveforms



SOIC-24 WB CASE 751E-04 ISSUE F

DATE 03 JUL 2012

DATE 21 JUN 2012 11

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL BE 0.08 MAX AT MMC. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D IS DETERMINED AT DATUM PLANE H.

 5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION E1 IS DETERMINED
- NOT EXCEED 0.25 PER SIDE. DIMENSION E1 IS DETERMINED AT DATUM PLANE H.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

		1.20
1	0.0	0.1
	0.18	0. 0
	0.0	0.20
	. 0	\$ 0

1	. 0	. 0
	0.	
	0. 0	0.
2	0.2	
	0°	0

