Quad Line EIA-232D Receivers

The MC1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. EIA–232D.

Features

- Input Resistance 3.0 k to 7.0 k Ω
- Input Signal Range -





Figure 2. Representative Schematic Diagram (1/4 of Circuit Shown)

MAXIMUM RATINGS ($T_A = +25^{\circ}C$, unless otherwise noted)


Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	10	Vdc
Input Voltage Range	V_{IR}	± 30	Vdc

TEST CIRCUITS



 C_L = 15 pF = total parasitic capacitance which includes probe and wiring capacitances

Figure 3. Switching Response





C, capacitor is for noise filtering. R, resistor is for threshold shifting.

Figure 4. Response Control Node

TYPICAL CHARACTERISTICS

(V_{CC} = 5.0 Vdc, T_A = +25 $^{\circ}$






ORDERING INFORMATION

Device	Package	Operating Temperature Range	Shipping [†]
MC1489D	SOIC-14		
MC1489DG	SOIC-14	1	55 Units/Rail
	(Pb-Free)		
MC1489DR2	SOIC-14		
MC1489DR2G	SOIC-14 (Pb-Free)		2500 Tape & Reel
MC1489AD	SOIC-14	1 [
			55 Units/Rail
			2500 Tape & Reel
		 	
MC1489PG	PDIP-14		
	(Pb-Free)	T _A = 0 to +75°C	25 Units/Rail
		14 - 0 10 170 0	25 Offits/Itali
	Free	l	

MARKING DIAGRAMS


SOIC-14 PDIP-14 **D SUFFIX P SUFFIX** CASE 751A **CASE 646** MC1489ADG MC1489DG MC1489AP MC1489P **AWLYWW** AWLYWW O AWLYYWWG O AWLYYWWG \overline{V}

> SOEIAJ-14 M SUFFIX CASE 965



 $\begin{array}{lll} A & = \text{Assembly Location} \\ \text{WL, L} & = \text{Wafer Lot} \\ \text{YY, Y} & = \text{Year} \\ \text{WW, W} & = \text{Work Week} \\ \text{G} & = \text{Pb-Free Package} \end{array}$





STYLE 1:
PIN 1. COLLECTOR
2. BASE
3. EMITTER
4. NO
CONNECTION
5. EMITTER
6. BASE
7. COLLECTOR
8. COLLECTOR
9. BASE
10. EMITTER
11. NO
CONNECTION
12. EMITTER
13. BASE
14. COLLECTOR STYLE 2: STYLE 3: CANCELLED


STYLE 7:
PIN 1. NO CONNECTION
2. ANODE
3. ANODE
4. NO CONNECTION
5. ANODE
6. NO CONNECTION
7. ANODE
8. ANODE
9. ANODE
10. NO CONNECTION
11. ANODE
12. ANODE
13. NO CONNECTION
14. COMMON STYLE 8:
PIN 1. NO CONNECTION
2. CATHODE
3. CATHODE
4. NO CONNECTION
5. CATHODE
6. NO CONNECTION
7. CATHODE
8. CATHODE
9. CATHODE
10. NO CONNECTION STYLE 6:
PIN 1. COMMON CATHODE
2. ANODE/CATHODE
3. ANODE/CATHODE
4. NO CONNECTION
5. ANODE/CATHODE
6. NO CONNECTION
7. ANODE/CATHODE
8. NANODE/CATHODE
8. NANODE/CATHODE
8. NANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION
11. CATHODE
12. CATHODE
13. NO CONNECTION 10. NO CONNECTION
11. ANODE/CATHODE
12. ANODE/CATHODE
13. NO CONNECTION 14. COMMON ANODE 14. COMMON CATHODE 14. COMMON ANODE

CANCELLED

STYLE 10: PIN 1. COMMON CATHODE


- 2. ANODE/CATHODE
 3. ANODE/CATHODE
 4. ANODE/CATHODE
 5. ANODE/CATHODE
 6. NO CONNECTION


- 9. ANODE/CATHODE




SOIC 14 NB CASE 751A-03 **ISSUE L**

DATE 03 FEB 2016







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- SIDE.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location

WL= Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

STYLES ON PAGE 2

SOIC 14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 7:
PIN 1. ANODE/CATHODE
2. COMMON ANODE
3. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE

DOCUMENT NUMBER: 98ASH70108A

DESCRIPTION:

ON Semiconductor and are trademarks of Semiconductor Components Industrian Semiconductor reserves the right to make changes without further notice to any the suitability of its products for any particular purpose, nor does ON Semiconductor disclaims any and all liability, including without limitation special, consequential or incirights of others.

