1, 1

The MC14521B consists of a chain of 24 flip–flops with an input circuit that allows three modes of operation. The input will function as a crystal oscillator, an RC oscillator, or as an input buffer for an external oscillator. Each flip–flop divides the frequency of the previous flip–flop by two, consequently this part will count up to $2^{24} = 16,777,216$. The count advances on the negative going edge of the clock. The outputs of the last seven–stages are available for added flexibility.

Features

- All Stages are Resettable
- Reset Disables the RC Oscillator for Low Standby Power Drain
- RC and Crystal Oscillator Outputs Are Capable of Driving External Loads
- Test Mode to Reduce Test Time
- V_{DD}' and V_{SS}' Pins Brought Out on Crystal Oscillator Inverter to Allow the Connection of External Resistors for Low–Power Operation
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

| Parameter | Symbol | Value | Unit | | | |
|--|------------------------------------|---------------------------------|------|--|--|--|
| DC Supply Voltage Range | V _{DD} | -0.5 to +18.0 | V | | | |
| Input or Output Voltage Range (DC or Transient) | V _{in} , V _{out} | -0.5 to V _{DD} +0.5 | V | | | |
| Input or Output Current (DC or Transient) per Pin | I _{in} , I _{out} | ±10 | mA | | | |
| Power Dissipation, per Package (Note 1) | PD | 500 | mW | | | |
| Ambient Temperature Range | T _A | -55 to +125 | °C | | | |
| Storage Temperature Range | T _{stg} | -65 to +150 | °C | | | |
| Lead Temperature (8–Second Soldering) | TL | 260 | °C | | | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14521B

SWITCHING CHARACTERISTICS (Note 5) (C_L = 50 pF, T_A = 25° C)

| Characteristic | Symbol | V _{DD} Vdc | Min | Typ (Note 6) | Max | Unit |
|--|-------------------------------------|------------------------|--------------------|----------------------|---------------------|------|
| Output Rise and Fall Time (Counter Outputs) t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ | t _{TLH} , t _{THL} | 5.0 10 15 | - - - | 100 50 40 | 200 100 80 | ns |
| Propagation Delay Time Clock to Q18 t_{PHL} , $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 4415 \text{ ns}$ t_{PHL} , $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 1667 \text{ ns}$ t_{PHL} , $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 1275 \text{ ns}$ Clock to Q24 | ^t PHL ^{, t} PLH | 5.0 10 15 | - - - | 4.5 1.7 1.3 | 9.0 3.5 2.7 | μS |
| t_{PHL} , $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 5915 \text{ ns}$ t_{PHL} , $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 2167 \text{ ns}$ t_{PHL} , $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 1675 \text{ ns}$ | | 5.0 10 15 | - - - | 6.0 2.2 1.7 | 12 4.5 3.5 | |
| Propagation Delay Time Reset to Q_n $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 1215 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 467 \text{ ns}$ $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 350 \text{ ns}$ | tphl | 5.0 10 15 | - - - | 1300 500 375 | 2600 1000 750 | ns |
| Clock Pulse Width | t _{WH(cl)} | 5.0 10 15 | 385 150 120 | 140 55 40 | - - - | ns |
| Clock Pulse Frequency | f _{cl} | 5.0 10 15 | - - - | 3.5 9.0 12 | 2.0 5.0 6.5 | MHz |
| Clock Rise and Fall Time | t _{TLH} , t _{THL} | 5.0 10 15 | - - - | - - - | 15 5.0 4.0 | μs |
| Reset Pulse Width | t _{WH(R)} | 5.0 10 15 | 1400 600 450 | 700 300 225 | - - - | ns |
| Reset Removal Time | t _{rem} | 5.0 10 15 | 30 0 - 40 | -200 -160 -110 | - - - | ns |

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





MC14521B

-

Figure 2. Switching Time Test Circuit and Waveforms

MC14521B

SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

GENERIC MARKING DIAGRAM*

| 16 | H | H | A | H. | H. | -A | A | E | |
|----|---|----------|-----|-----|-----|-----|-----|----|--|
| | | XXX | XX) | XX) | XX) | XX) | XX | G | |
| | | XX | XX | XX | XX | XX | XX) | хI | |
| | 0 | o AWLYWW | | | | | | | |
| 1 | Έ | H | Н | Н | Н | Н | Н | Ъ | |

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| S, | 1: 2. BAS 3. 4. C C 5. 6. BAS 7. C C 9. BAS 10. 11. C C 13. BAS 14. C C 15. 16. C C | S 2: 1. CA 2. A 3. C 4. CA 5. CA 6. C 7. A 8. CA 9. CA 10. A 11. C 12. CA 13. CA 13. CA 14. C 15. A 16. CA | s C C C | 3: S 1. C C , #1 2. BAS, #1 3. , #1 4. C C , #1 5. C C , #2 6. BAS, #2 7. , #2 8. C C , #2 9. C C , #3 10. BAS, #3 11. , #3 12. C C , #4 14. BAS, #4 15. , 44 15. , 44 | 4: 1. C C , #1 2. C C , #2 4. C C , #2 5. C C , #3 6. C C , #3 7. C C , #4 8. C C , #4 9. BAS , #4 10. , #4 11. BAS , #3 12. , #3 13. BAS , #2 14. , #2 15. BAS , #1 16. , #1 |
|----|--|---|------------------|---|--|
| S | 5: A, #1 2. A, #1 3. A, #2 4. A, #2 5. A, #3 6. A, #3 6. A, #4 9. A, #4 9. A, #4 10. S, C, #4 11. A, #3 12. S, C, #3 13. A, #1 14. S, C, #2 15. A, #1 16. S, C, #1 16. S, C, #1 | S 6: 1. CA 2. CA 3. CA 4. CA 5. CA 6. CA 7. CA 8. CA 9. A 10. A 11. A 12. A 13. A 14. A 15. A 16. A | S. | 7: | |

| DOCUMENT NUMBER: | 98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|---|--|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.50 1.27P | | PAGE 2 OF 2 | |
| | | | | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi