

MC14022B

Octal Counter

The MC14022B is a four-stage Johnson octal counter with built-in code converter. High-speed operation and spike-free outputs are obtained by use of a Johnson octal counter design. The eight decoded outputs are normally low, and go high only at their appropriate octal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as octal counter or octal decode display applications.

Features

- Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4022B
- Triple Diode Protection on All Inputs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient) per Pin	± 10	mA
P_D	Power Dissipation, per Package (Note 1)	500	mW
T_A	Ambient Temperature Range	-55 to +125	$^{\circ}\text{C}$
T_{stg}	Storage Temperature Range	-65 to +150	$^{\circ}\text{C}$
T_L	Lead Temperature (8-Second Soldering)	260	$^{\circ}\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/ $^{\circ}\text{C}$ From 65 $^{\circ}\text{C}$ To 125 $^{\circ}\text{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



<http://onsemi.com>



SOIC-16

PIN ASSIGNMENT

Q1	1	16	V_{DD}
Q0	2	15	R
Q2	3	14	C
Q5	4	13	\overline{CE}
Q6	5	12	C_{out}
NC	6	11	Q4
Q3	7	10	Q7
V_{SS}	8	9	NC


NC = NO CONNECTION

MARKING DIAGRAM



MC14022B

LOGIC DIAGRAM



MC14022B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V_{DD} Vdc	-55°C		25°C	125°C	Unit
			Min	Max			

MC14022B

SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V_{DD} Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t_{TLH} , t_{THL}	5.0 10 15	– – –	100 50 40	200 100 80	ns
Propagation Delay Time Reset to Decode Output t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$	t_{PLH} , t_{PHL}	5.0 10 15	– – –	500 230 175	1000 460 350	ns
Propagation Delay Time Clock to C_{out} t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 142 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 100 \text{ ns}$	t_{PLH} , t_{PHL}	5.0 10 15	– – –	400 175 125	800 350 250	ns
Propagation Delay Time Clock to Decode Output t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 415 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$	t_{PLH} , t_{PHL}	5.0 10 15	– – –	275 125 95	1000 460 350	ns
Turn-Off Delay Time Reset to C_{out} $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 142 \text{ ns}$ $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 100 \text{ ns}$	t_{PLH}	5.0 10 15	– – –	400 175 125	800 350 250	ns
Clock Pulse Width	t_{WH}	5.0 10 15	250 100 75	125 50 35	– – –	ns
Clock Frequency	f_{cl}	5.0 10 15	– – –	5.0 12 16	2.0 5.0 6.7	MHz
Reset Pulse Width	t_{WH}	5.0 10 15	500 250 190	250 125 95	– – –	ns
Reset Removal Time	t_{rem}	5.0 10 15	750 275 210	375 135 105	– – –	ns
Clock Input Rise and Fall Time	t_{TLH} , t_{THL}	5.0 10 15	No Limit			–
Clock Enable Setup Time	t_{su}	5.0 10 15	350 150 115	175 75 52	– – –	ns
Clock Enable Removal Time	t_{rem}	5.0 10 15	420 200 140	260 100 70	– – –	ns

5. The formulas given are for the typical characteristics only at 25°C .

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14022B





Figure 1. Typical Output Source and Output Sink Characteristics Test Circuit

SOIC-16 9.90x3.90x1.50 1.27P
CASE 751B
ISSUE L

SOIC-16 9.90x3.90x1.50 1.27P
CASE 751B
ISSUE L

DATE 29 MAY 2024

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

<p>S 1: 1. C C ✓ 2. BAS ✓ 3. ✓ 4. C C ✓ 5. ✓ 6. BAS ✓ 7. C C ✓ 8. C C ✓ 9. BAS ✓ 10. ✓ 11. C C ✓ 12. ✓ 13. BAS ✓ 14. C C ✓ 15. ✓ 16. C C ✓</p>	<p>S 2: 1. CA ✓ 2. A ✓ 3. C C ✓ 4. CA ✓ 5. CA ✓ 6. C C ✓ 7. A ✓ 8. CA ✓ 9. CA ✓ 10. A ✓ 11. C C ✓ 12. CA ✓ 13. CA ✓ 14. C C ✓ 15. A ✓ 16. CA ✓</p>	<p>S 3: 1. C C , #1 ✓ 2. BAS , #1 ✓ 3. , #1 ✓ 4. C C , #1 ✓ 5. C C , #2 ✓ 6. BAS , #2 ✓ 7. , #2 ✓ 8. C C , #2 ✓ 9. C C , #3 ✓ 10. BAS , #3 ✓ 11. , #3 ✓ 12. C C , #3 ✓ 13. C C , #4 ✓ 14. BAS , #4 ✓ 15. , #4 ✓ 16. C C , #4 ✓</p>	<p>S 4: 1. C C , #1 ✓ 2. C C , #1 ✓ 3. C C , #2 ✓ 4. C C , #2 ✓ 5. C C , #3 ✓ 6. C C , #3 ✓ 7. C C , #4 ✓ 8. C C , #4 ✓ 9. BAS , #4 ✓ 10. , #4 ✓ 11. BAS , #3 ✓ 12. BAS , #3 ✓ 13. BAS , #2 ✓ 14. BAS , #2 ✓ 15. BAS , #1 ✓ 16. , #1 ✓</p>
<p>S 5: 1. A , #1 ✓ 2. A , #1 ✓ 3. A , #2 ✓ 4. A , #2 ✓ 5. A , #3 ✓ 6. A , #3 ✓ 7. A , #4 ✓ 8. A , #4 ✓ 9. A , #4 ✓ 10. S C , #4 ✓ 11. A , #3 ✓ 12. S C , #3 ✓ 13. A , #2 ✓ 14. S C , #2 ✓ 15. A , #1 ✓ 16. S C , #1 ✓</p>	<p>S 6: 1. CA ✓ 2. CA ✓ 3. CA ✓ 4. CA ✓ 5. CA ✓ 6. CA ✓ 7. CA ✓ 8. CA ✓ 9. A ✓ 10. A ✓ 11. A ✓ 12. A ✓ 13. A ✓ 14. A ✓ 15. A ✓ 16. A ✓</p>	<p>S 7: 1. S C -C ✓ 2. C A () ✓ 3. C A () ✓ 4. A -C ✓ 5. C A () ✓ 6. C A () ✓ 7. C A () ✓ 8. S C -C ✓ 9. S C -C ✓ 10. C A () ✓ 11. C A () ✓ 12. C A () ✓ 13. A -C ✓ 14. C A () ✓ 15. C A () ✓ 16. S C -C ✓</p>	

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P	PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
