### C100L EL34

#### Description

The MC100LVEL34 is a low skew  $\div$  2,  $\div$  4,  $\div$  8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The common enable  $(\overline{\text{EN}})$  is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as multiple LVEL34s in a system.

#### **Features**

- 50 ps Typical Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- 1.5 GHz Toggle Frequency
- The 100 Series Contains Temperature Compensation.
- PECL Mode Operating Range:

$$V_{CC} = 3.0 \text{ V} \text{ to } 3.8 \text{ V} \text{ with } V_{EE} = 0 \text{ V}$$


• NECL Mode Operating Range:

$$V_{CC} = 0 \text{ V with } V_{EE} = 3.0 \text{ V to } 3.8 \text{ V}$$

- Open Input Default State
- LVDS Input Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



SOIC-16 D SUFFIX CASE 751B



**Table 1. PIN DESCRIPTION** 

**Table 2. FUNCTION TABLE** 

CLK	EN	MR	

#### **Table 4. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
				-	
			≤		
			≥	-	
				±	
				_	0
				-	0
θ			-		0
			-		٥
θ			-		0
θ			-		٥
			-		٥
θ			-		٥
					٥

Min	in Typ Max			
			μ	

Table 6. 100LVEL DC CHARACTERISTICS, NECL


		−40°C		25°C		85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
		-	-	-	-	-	-	-	_	-	
		_	_	-	-	4 5 7 5					

#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

**DATE 29 MAY 2024** 

# GENERIC MARKING DIAGRAM\*




XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



#### TSSOP-16 WB CASE 948F ISSUE B

**DATE 19 OCT 2006** 

SCALE 2:1

