Pin Configuration




Figure 1. 16-Pin UMLP (Top Through View)

Figure 2. 12-Pin UMLP (Top Through View)

Pin Definitions

16 Pin #	12 Pin #	Name	Description
1	3	A0	A-Side Inputs or 3-State Outputs
2	4	A1	A-Side Inputs or 3-State Outputs
3	5	A2	A-Side Inputs or 3-State Outputs
4	6	A3	A-Side Inputs or 3-State Outputs
5		NC	No Connect
6,7	7	GND	Ground
8	8	/OE	Output Enable Input
9	9	B3	B-Side Inputs or 3-State Outputs
10	10	B2	B-Side Inputs or 3-State Outputs
11	11	B1	B-Side Inputs or 3-State Outputs
12	12	B0	B-Side Inputs or 3-State Outputs
13	1	V _{CCB}	B-Side Power Supply
14,15		NC	No Connect
16	2	V _{CCA}	A-Side Power Supply

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions	Min.	Max.	Unit	
V		V _{CCA}	-0.5	4.6	M	
V _{cc}	Supply Voltage	V _{CCB}	-0.5	4.6	V	
V		I/O Ports A and B	-0.5	4.6	V	
VI	DC Input Voltage	Control Input (/OE)	-0.5	4.6	V	
		Output 3-State	-0.5	4.6		
Vo	Output Voltage ⁽²⁾	Output Active (A _n)	-0.5	V _{CCA} +0.5	V	
		Output Active (B _n)	-0.5	V _{CCB} +0.5		

 \mathbf{I}_{IK}

Power-Up/Power-Down Sequence

FXL translators offer an advantage in that either V_{CC} may be powered up first. This benefit derives from the chip design. When either V_{CC} is at 0V, outputs are in a high-impedance state. The control input (/OE) is designed to track the V_{CCA} supply. A pull-up resistor tying /OE to V_{CCA} should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up or power-down. The size of the pull-up resistor is based upon the current-sinking capability of the device driving the /OE pin.

The recommended power-up sequence is:

- 1. Apply power to the first V_{CC} .
- 2. Apply power to the second V_{CC} .
- 3. Drive the /OE input LOW to enable the device.

The recommended power-down sequence is:


- 1. Drive /OE input HIGH to disable the device.
- 2. Remove power from either V_{CC} .
- 3. Remove power from other V_{CC}

Pull-Up/Pull-Down Resistors

Do not use pull-up or pull-down resistors

ymbol	Parameter	Conditions	V _{CCA} (V)	V _{CCB} (V)	Min.	Тур.	Max.	Units
			2.70 to 3.60		2.00	,		
			2.30 to 2.70		1.60			1
VIHA		Data Inputs An Control Pin /OE	•	1.10 to 3.60				V
	High-Level Input Voltage							

FXLA104 — Low-Voltage Dual-Supply 4-Bit Voltage Translator



AC Characteristics


$V_{CCA} = 3.0V$ to 3.6V, T_A =-40 to 85°C

Symbol Parameter		V _{CCB} =3.0V to 3.6V			V _{CCB} =2.3V to 2.7V		V _{CCB} =1.65V to 1.95V		=1.4V .6V	V _{CCB} =1.1V to 1.3V	Units
		Min.	Max.	Min.	Max.	Min.	Max	Min.	Max.	Тур.	
	A to B	0.2	4.0	0.3	4.2	0.5	5.4	0.6	6.8	6.9	ns
t _{PLH} ,t _{PHL}	B to A	0.2	4.0	0.2	4.1	0.3	5.0	0.5	6.0	4.5	ns
t _{PZL} ,t _{PZH}	/OE to A, /OE to B		1.7		1.7		1.7		1.7	1.7	μs
t _{skew}	A Port, B Port ⁽¹¹⁾		0.5		0.5		0.5		1.0	1.0	ns

V_{CCA} = 2.3V to 2.7V, $T_{\text{A}}\text{=-40}$ to 85°C

Symbol	Parameter	V _{CCB} =3.0V to 3.6V		V _{CCB} = to 2	=2.3V 2.7V	V _{ссв} = to 1.		V _{CCB} : to 1	=1.4V I.6V	V _{CCB} =1.1V to 1.3V	Units
		Min.	Max.	Min.	Max.	Min.	Max	Min.	Max.	Тур.	
++	A to B	0.2	4.1	0.4	4.5	0.5	5.6	0.8	6.9	7.0	ns
t _{PLH} ,t _{PHL}	B to A	0.3	4.2	0.4	4.5	0.5	5.5	0.5	6.5	4.8	ns

t_{PZL},t



Maximum Data Rate^(13, 14)

T_A=-40 to 85°C

V _{CCA}	V _{CCB} =3.0V to 3.6V	V _{CCB} =2.3V to 2.7V	V _{CCB} =1.65V to 1.95V	V _{CCB} =1.4V to 1.6V	V _{CCB} =1.1V to 1.3V	Units
	Min.	Min.	Min.	Min.	Тур.	
V _{CCA} =3.00V to 3.60V	140	120	100	80	40	Mbps
V _{CCA} =2.30V to 2.70V	120	120	100	80	40	Mbps
V _{CCA} =1.65V to 1.95V	100	100	80	60	40	Mbps
V _{CCA} =1.40V to 1.60V	80	80	60	60	40	Mbps
V _{CCA} =1.10V to 1.30V	Тур.	Тур.	Тур.	Тур.	Тур.	
VCCA-1.10V (0 1.30V	40	40	40	40	40	Mbps

Notes:

13. Maximum data rate is guaranteed, but not tested.

14. Maximum data rate is spec

I/O Architecture Benefit

The FXLA104 I/O architecture benefits the end user, beyond level translation, in the following three ways:

Auto Direction without an external direction pin.

Drive Capacitive Loads. Automatically shifts to a higher current drive mode only during "Dynamic Mode" or HL / LH transitions.

Lower Power Consumption. Automatically shifts to low-power mode during "Static Mode" (no transitions), lowering power consumption.

The FXLA104 does not require a direction pin. Instead, the I/O architecture detects input transitions on both side and automatically transfers the data to the corresponding output. For example, for a given channel, if both A and B side are at a static LOW, the direction has been established as $A \rightarrow B$, and a LH transition occurs on the B port; the FXLA104 internal I/O architecture automatically changes direction from $A \rightarrow B$ to $B \rightarrow A$.

During HL / LH transitions, or "Dynamic Mode," a strong output driver drives the output channel in parallel with a weak output driver. After a typical delay of approximately 10ns – 50ns, the strong driver is turned off, leaving the weak driver enabled for holding the logic

FXLA104 — Low-Voltage Dual-Supply 4-Bit Voltage Translator

Test Diagrams







Table 1. AC Test Conditions

Test	Input Signal	Output Enable Control
t _{PLH} , t _{PHL}	Data Pulses	0V
t _{PZL}	0V	HIGH to LOW Switch
t _{PZH}	V _{CCI}	HIGH to LOW Switch

Table 2. AC Load





Notes:

15. Input $t_R = t_F = 2.0$ ns, 10% to 90%.


16. Input t_{R} = t_{F} = 2.5ns, 10% to 90%, at V_{I} = 3.0V to 3.6V only.

Figure 6. 3-State Output Low Enable Time for Low Voltage Logic

Notes:

17. Input $t_R = t_F = 2.0$ ns, 10% to 90%.

18. Input t_{R} = t_{F} = 2.5ns, 10% to 90%, at V_I = 3.0V to 3.6V only.



Notes:


19. Input $t_R = t_F = 2.0$ ns, 10% to 90%.

20. Input t_{R} = t_{F} = 2.5ns, 10% to 90%, at V_{I} = 3.0V to 3.6V only.

Table 3. Test Measure Points

Symbol

FXLA104 — Low-Voltage Dual-Supply 4-Bit Voltage Translator



Physical Dimensions	
►A B	
	RECOMMENDED
	LAND PATTERN
SEATING C PLANE	
	DETAIL A SCALE : 2X
	RECOMMENDED LAND PATTERN DETAIL A SCALE : 2X NOTES: A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD. B. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. LAND PATTERN RECOMMENDATION IS BASED ON FSC DESIGN ONLY. E. DRAWING FILENAME: MKT-UMLP12Arev4.
LEAD LEAD OPTION 1 OPTION 2 SCALE : 2X SCALE : 2X Figure 13.12-Lead, UMLP, QUAD, JED	DEC MO-252 1.8 x 1.8mm Package

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor roducts, including compliance with all aws, regulations and safety requirements or standards, regardless of any support or applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applications intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products hardness, and expenses, and learney fees analy or dist of personal liquer values against all claims, costs, damages, and expenses, and learney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arisin