

#### Is Now Part of



# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="mailto:www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="mailto:Fairchild\_questions@onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number

# Internal Block Diagram

8V/12V

Figure 2. Functional Block Diagram of FSDM1265RB

### **Pin Definitions**

Pin Number	Pin Name	Pin Function Description	
1	Drain	This pin is the high voltage power Sense FET drain. It is designed to drive the transformer directly.	
2	GND	This pin is the control ground and the Sense FET source.	
3	Vcc	This pin is the positive supply voltage input. During startup, the power is supplied by an internal high voltage current source that is connected to the Vstr pin. When Vcc reaches 12V, the internal high voltage current source is disabled and the power is supplied from the auxiliary transformer winding.	
4	Vfb	This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. Once the pin reaches 6.0V, the overload protection is activated resulting in the shutdown of the FPS <sup>TM</sup> .	
5	N.C		
6	Vstr	This pin is connected directly to the high voltage DC link. At startup, the internal high voltage current source supplies internal bias and charges the external capacitor that is connected to the Vcc pin. Once Vcc reaches 12V, the internal current source is disabled.cnn.3e(20.v60.92 r2753( t2C25TIV)97.9(a3V02a4P5412 0)	16a/Tj1)97.

# **Pin Configuration**

Figure 3. Pin Configuration (Top View)

### **Absolute Maximum Ratings**

(Ta=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-source Voltage	VDSS	650	V
Vstr Max. Voltage	VSTR	650	V
Pulsed Drain Current (Tc=25°C) <sup>(1)</sup>	I <sub>DM</sub> 15.9		ADC
Continuous Drain Current(Tc=25°C)		5.3	A
Continuous Drain Current(Tc=100°C)	U	3.4	А
Supply Voltage	Vcc	20	V
Input Voltage Range	VFB	-0.3 to VCC	V
Total Power Dissipation (Tc=25°C with Infinite Heat Sink)	PD	50	W
Operating Junction Temperature	Tj	Internally limited	°C
Operating Ambient Temperature	TA	-25 to +85	°C
Storage Temperature Range	TSTG	-55 to +150	°C
ESD Capability, HBM Model (All Pins except for Vstr and Vfb)	-	2.0 (GND-Vstr/Vfb=1.5kV)	kV
ESD Capability, Machine Model (All Pins except for Vstr and Vfb)	-	300 (GND-Vstr/Vfb=225V)	V

#### Notes:

1. Repetitive rating: Pulse width limited by maximum junction temperature

## **Thermal Impedance**

Parameter	Symbol	Package	Value	Unit
Junction-to-Case Thermal	$\theta_{\rm JC}^{(1)}$	TO-220F-6L	2.5	°C/W

#### Notes:

1. Infinite cooling condition - Refer to the SEMI G30-88.

## **Electrical Characteristics**

(Ta = 25°C unless otherwise specified)

Parameter Symbol Condition		Condition	Min.	Тур.	Max.	Unit
Sense FET SECTION				•		
Drain-source breakdown voltage	BVDSS	$V_{GS} = 0V, I_{D} = 250 \mu A$	650	-	-	V
		VDS = 650V, VGS = 0V	-	-	500	μΑ
Zero gate voltage drain current	IDSS	VDS= 520V VGS = 0V, TC = 125°C	-	-	500	μA
Static drain source on resistance	RDS(ON)	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A	-	0.75	0.9	Ω
Output capacitance	Coss	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz		78	-	pF
Turn-on delay time	T <sub>D(ON)</sub>		-	42	-	
Rise time	TR	V <sub>DD</sub> = 325V, I <sub>D</sub> = 5A	-	106	-	- ns
Turn-off delay time	TD(OFF)		-	330	-	
Fall time	TF		-	110	-	
CONTROL SECTION					L	
Initial frequency	Fosc	VFB = 3V	60	66	72	kHz
Voltage stability	FSTABLE	$13V \le Vcc \le 18V$	0	1	3	%
Temperature stability <sup>(1)</sup>	∆Fosc	-25°C ≤ Ta ≤ 85°C	0	±5	±10	%
Maximum duty cycle	Dмах	-	77	82	87	%
Minimum duty cycle	DMIN	-	-	-	0	%
Start threshold voltage	VSTART	V <sub>FB</sub> =GND	11	12	13	V
Stop threshold voltage	VSTOP	VFB=GND	7	8	9	V
Feedback source current	IFB	VFB=GND	0.7	0.9	1.1	mA
Soft-start time	TS	Vfb=3	-	10	15	ms
Leading edge blanking time	TLEB	-	-	250	-	ns
BURST MODE SECTION			•			•
Burst mode voltages(1)	VBURH	Vcc=14V	0.3	0.38	0.46	V
Durst mode vonages '	VBURL	Vcc=14V	0.39	0.49	0.59	V

### Electrical Characteristics (Continued)

(Ta =  $25^{\circ}$ C unless otherwise specified)

Notes:

# Comparison of FS6M12653RTC and FSDM1265RB

Function	FS6M12653RTC	FSDM1265RB	FSDM1265RB Advantages
Soft-Start	Adjustable soft-start time using an external capacitor	Typical Internal soft- start of 10ms (fixed)	<ul> <li>Gradually increasing current limit during soft-start reduces peak current and voltage component stresses</li> <li>Eliminates external components used for soft-start in most applications</li> <li>Reduces or eliminates output overshoot</li> </ul>
Burst Mode Operation	<ul> <li>Built into controller</li> <li>Output voltage drops to about half</li> </ul>	<ul><li>Built into controller</li><li>Output voltage fixed</li></ul>	<ul><li>Improves ight-load efficiency</li><li>Reduces no-load consumption</li></ul>

### Typical Performance Characteristics (Continued)

(These Characteristic Graphs are Normalized at Ta= 25°C)

ShutDown Feedback Voltage vs. Temperature

ShutDown Delay Current vs. Temperature

**Over Voltage Protection vs. Temperature** 

**Current Limit VS. Temperature** 

Burst Mode Enable Voltage vs. Temperature

Burst Mode Disable Voltage vs. Temperature

### Typical Performance Characteristics (Continued)

(These Characteristic Graphs are Normalized at Ta= 25°C)



Soft-start Time vs. Temperature

#### **Functional Description**

**1.** Star-tup: In previous generations of Fairchild Power Switches (FPS<sup>TM</sup>), the Vcc pin had an external start-up to the DC input voltage line. In the newer switches, the startup resistor is replaced by an internal high voltage current source. At startup, an internal high voltage current source supplies the internal bias and charges the external capacitor ( $C_{vcc}$ ) that is connected to the Vcc pin as illustrated in Figure 4. When the Vcc pin reaches 12V, the FSDM1265RB begins switching and the internal high voltage current source is disabled. Then, the FSDM1265RB continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless Vcc goes below the stop voltage of 8V.

Figure 4. Internal startup circuit

**2. Feedback Control:** FSDM1265RB employs current mode control, as shown in Figure 5. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the Rsense resistor in addition to the offset voltage makes it possible to control the switching duty cycle. When the reference pin voltage

#### **Figure 6. Auto Restart Operation**

**3.1 Over Load Protection (OLP):** Overload occurs when the load current exceeds a pre-set level due to an unexpected event. The protection circuit (OLP) is activated to protect the SMPS. However, even when the SMPS is operating normally, the OLP circuit can become activate during the load transition. To avoid this undesired operation, the OLP circuit is designed to become activate after a specified time to determine whether it is in a transient or an overload mode. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes beyond this maximum power, the output voltage (Vo) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage

(Vfb). If Vfb exceeds 2.5V, D1 is blocked and the 3.5uA current source slowly starts to charge C<sub>B</sub> up to Vcc. In this condition, Vfb continues increasing until it reaches 6V. Then the switching operation terminates as shown in Figure 7. The delay time for shutdown is the time required to charge C<sub>B</sub>

in Figure 8, the device automatically enters burst mode when the feedback voltage drops below  $V_{BURL}(380mV)$ . At this point switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes

## **Typical Application Circuit**

#### Features

- High efficiency (>81% at 85Vac input)
- Low zero-load power consumption (<300mW at 240Vac input)
- Low standby-mode power consumption (<800mW at 240Vac input and 0.3W load)
- Low component count
- Enhanced system reliability through several protection functions

#### 2. Transformer Schematic Diagram



#### 3.Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method			
Na	$4 \rightarrow 5$	$0.2^{\circ}  imes 1$	8	Center Winding			
Insulation: Polyester Tape t = 0.050mm, 2Layers							
Np/2	$2 \rightarrow 1$	$0.4^{ m \phi}  imes$ 1	18	Solenoid Winding			
Insulation: Polyester Tape t = 0.050mm, 2Layers							
N12V	$10 \rightarrow 8$	$0.3^{\circ} \times 3$	7	Center Winding			
Insulation: Polyester Tape t = 0.050mm, 2Layers							
N5V	N5V $7 \rightarrow 6$ $0.3^{\phi} \times 3$ 3 Center Winding						
Insulation: Polyester Tape t = 0.050mm, 2Layers							
Np/2	$3 \rightarrow 2$	$0.4^{ m \phi}  imes$ 1	18	Solenoid Winding			
Outer Insulation: Polyester Tape t = 0.050mm, 2Layers							

#### **4.Electrical Characteristics**

	Pin	Specifications	Remarks
Inductance	1 - 3	420uH ± 10%	100kHz, 1V
Leakage Inductance	1 - 3	10uH Max.	2 <sup>nd</sup> all short

#### 5. Core & Bobbin

Core: EER 3016 Bobbin: EER3016 Ae(mm2): 96

7. Layout

Figure 9. Layout Considerations for FSDM1265RB

# Package Dimensions

NOTES: UNLESS OTHER

# **Ordering Information**

FSDM1265RBWDTU TO-220F-6L(Forming) DM1265RB 650V 0.9 Ω	Product Number	Package	Marking Code	BVdss	Rds(on)Max
	FSDM1265RBWDTU	TO-220F-6L(Forming)	DM1265RB	650V	0.9 Ω

WDTu: Forming Type

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent\_Marking.pdf">www.onsemi.com/site/pdf/Patent\_Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages, regardless of any support or applications using ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer