To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain

FIN1031 3.3V LVDS 4-Bit High Speed Differential Driver

FIN1031 3.3V LVDS 4-Bit High Speed Differential Driver

General Description

This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1031 can be paired with its companion receiver, the FIN1032, or any other Fairchild LVDS receiver.

Features

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.0ns maximum propagation delay
- Low power dissipation
- Power OFF protection
- Meets or exceeds the TIA/EIA-644 LVDS standard ■ Pin compatible with equivalent RS-422 and LVPECL devices
- 16-Lead SOIC and TSSOP packages save space

Ordering Code:

Order Number	Package Number	Package Description		
FIN1031M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
FIN1031MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.				

Function Table

	Inputs	Outputs		
EN	EN	D _{IN}	D _{OUT+}	D _{OUT-}
Н	Х	Н	Н	L
Н	Х	L	L	Н
Н	Х	OPEN	L	Н
Х	L	Н	Н	L
Х	L	L	L	Н
Х	L	OPEN	L	Н
L	Н	Х	Z	Z
H = HIGH Logic Level L = LOW Logic Level				

X = Don't Care Z = High Impedance

Pin Descriptions

Pin Name

D_{IN1}, D_{IN2}, D_{IN3}, D_{IN4} $\mathsf{D}_{OUT1+}, \, \mathsf{D}_{OUT2+}, \, \mathsf{D}_{OUT3+}, \, \mathsf{D}_{OUT4+} \ \ \, \text{Non-Inverting Driver Outputs}$ $D_{OUT1-},\,D_{OUT2-},\,D_{OUT3-},\,D_{OUT4-}~$ Inverting Driver Outputs ΕN EN V_{CC} GND

Connection Diagram



Description LVTTL Data Inputs Driver Enable Pin Inverting Driver Enable Pin Power Supply Ground

© 2001 Fairchild Semiconductor Corporation DS500507

~
က
0
Z
ш

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})

-0.5V to +4.6V

Recommended Operating Conditions

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Note 2: All typical values are at $T_A=25^\circ C$ and with $V_{CC}=3.3 V.$

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t _{PLHD}	Differential Propagation Delay LOW-to-HIGH		0.8	1.4	2.0	ns
t _{PHLD}	Differential Propagation Delay HIGH-to-LOW	-	0.8	1.4	2.0	ns
t _{TLHD}	Differential Output Rise Time (20% to 80%)	$R_L = 100 \ \Omega, \ C_L = 10 \ pF,$	0.6	0.85	1.2	ns
t _{THLD}	Differential Output Fall Time (80% to 20%)	See Figure 2 and Figure 3 (Note 7)	0.6	0.85	1.2	ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}	Ī			0.4	ns
t _{SK(LH)} t _{SK(HL)}	Channel-to-Channel Skew (Note 4)	-			0.3	ns
t _{SK(PP)}	Part-to-Part Skew (Note 5)				1.0	ns
f _{MAX}	Maximum Frequency (Note 6)		200	275		MHz
t _{ZHD}	Differential Output Enable Time from Z to HIGH			2.5	5.0	ns
t _{ZLD}	Differential Output Enable Time from Z to LOW	$R_{L} = 100\Omega, C_{L} = 10 \text{ pF},$		2.7	5.0	ns
t _{HZD}	Differential Output Disable Time from HIGH to Z	See Figure 4 and Figure 5 (Note 7)		3.2	5.0	ns
t _{LZD}	Differential Output Disable Time from LOW to Z	F		3.4	5.0	ns

Note 3: All typical values are at T_A = 25°C and with V_{CC} = 3.3V.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.


Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, 0V to 3V, 50% Duty Cycle; Output V_{OD} > 250 mV, 45% to 55% Duty Cycle; all output channels switching in phase.


Note 7: Test Circuits in Figure 2 and Figure 4 are simplified representations of test fixture and DUT loading.

FIN1031

FIN1031

FIGURE 1. Differential Driver DC Test Circuit	Note A: All input pulses have frequency = 10 MHz, t _R or t _F = 1 ns Note B: C _L includes all fixture and instrumentation capacitances FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit
	Note B: All input pulses have the frequency =
FIGURE 3. AC Waveforms	





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninte

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC