



# PFC/PWM Controller Combinational

## FAN4800AS/CS/01S/2S

### Description

The highly integrated FAN4800AS/CS/01S/02S parts are specially designed for power supplies that consist of boost PFC and PWM. They require very few external components to achieve versatile

operation at Light Load

- $f_{RTCT} = 4 \cdot f_{PFC} = 4 \cdot f_{PWM}$   
for FAN4800AS/01S
- $f_{RTCT} = 4 \cdot f_{PFC} = 2 \cdot f_{PWM}$   
for FAN4800CS/02S
- These are Pb-Free Devices

- Internet Server Power Supply
- LCD TV, Monitor Power Supply
-

# FAN4800AS/CS/01S/2S

## Application Diagram




Figure 1. Typical Application, Current Mode

# FAN4800AS/CS/01S/2S

## Application Diagram




Figure 2. Typical Application, Voltage Mode



Pin Configuration

# FAN4800AS/CS/01S/2S

**Table 2. ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	DC Supply Voltage	–	30	V
V <sub>H</sub>	SS, FBPWM, RAMP, OPWM, OPFC, VREF	–0.3	30.0	V
V <sub>L</sub>	IAC, VRMS, RT/CT, ILIMIT, FBPFC, VEA	–0.3	7.0	V
V <sub>IEA</sub>	IEA	0	VREF +0.3	V
V <sub>N</sub>	ISENSE	–5.0	0.7	V
I <sub>AC</sub>	Input AC Current	–	1	mA
I <sub>REF</sub>	VREF Output Current	–	5	mA
I <sub>PFC-OUT</sub>	Peak PFC OUT Current, Source or Sink	–	0.5	A
I <sub>PWM-OUT</sub>	Peak PWM OUT Current, Source or Sink	–	0.5	A
P <sub>D</sub>	Power Dissipation T <sub>A</sub> < 50°C	–	800	mW
θ <sub>JA</sub>	Thermal Resistance (Junction-to-Air)	DIP	80.80	°C/W
		SOP	104.10	
θ <sub>JC</sub>	Thermal Resistance (Junction-to-Case)	DIP	35.38	°C/W
		SOP		

# FAN4800AS/CS/01S/2S

**Table 4. ELECTRICAL CHARACTERISTICS**

(Unless otherwise noted,  $V_{DD} = 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $T_A = T_J$ ,  $R_T = 6.8\text{ k}\Omega$ , and  $C_T = 1000\text{ pF}$ )

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
<b>V<sub>DD</sub> SECTION</b>						
$V_{DD-OP}$	Continuously Operating Voltage		–	–	26	V
$I_{DD-ST}$	Startup Current	$V_{DD} = V_{TH-ON} - 0.1\text{ V}$ , OPFC OPWM Open	–	30	80	$\mu\text{A}$
$I_{DD-OP}$	Operating Current	$V_{DD} = 13\text{ V}$ , OPFC OPWM Open	2.0	2.6	5.0	mA
$V_{TH-ON}$	Turn-On Threshold Voltage		10	11	12	V
$\Delta V_{TH}$	Hysteresis		1.3	–	1.9	V
$V_{DD-OVP}$	$V_{DD}$ OVP		27			

# FAN4800AS/CS/01S/2S

**Table 4. ELECTRICAL CHARACTERISTICS** (continued)

(Unless otherwise noted,  $V_{DD} = 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $T_A = T_J$ ,  $R_T = 6.8\text{ k}\Omega$ , and  $C_T = 1000\text{ pF}$ )

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
--------	-----------	----------------	-----	-----	-----	------

## VOLTAGE ERROR AMPLIFIER

$V_{REF}$	Reference Voltage		2.45	2.50	2.55	V
$A_V$	Open-Loop Gain (Note 3)		35	42	–	dB
$G_{m_V}$	Transconductance	$V_{NONINV} = V_{INV}$ , $V_{VEA} = 3.75\text{ V}$	50	70	90	$\mu\text{mho}$
$I_{FBPFC-L}$	Maximum Source Current	$V_{FBPFC} = 2\text{ V}$ , $V_{VEA} = 1.5\text{ V}$	40	50	–	$\mu\text{A}$
$I_{FBPFC-H}$	Maximum Sink Current	$V_{FBPFC} = 3\text{ V}$ , $V_{VEA} = 6\text{ V}$	–	–50	–40	$\mu\text{A}$
$I_{BS}$	Input Bias Current		–1	–	1	$\mu\text{A}$
$V_{VEA-H}$	Output High Voltage on $V_{VEA}$		5.8	6.0	–	V
$V_{VEA-L}$	Output Low Voltage on $V_{VEA}$		–	0.1	0.4	V

## CURRENT ERROR AMPLIFIER

$G_{m_I}$	Transconductance	$V_{NONINV} = V_{INV}$ , $V_{IEA} = 3.75\text{ V}$	78	88	100	$\mu\text{mho}$
$V_{OFFSET}$	Input Offset Voltage	$V_{VEA} = 0\text{ V}$ , IAC Open	–10	–	10	mV
$V_{IEA-H}$	Output High Voltage		6.8	7.4	8.0	V
$V_{IEA-L}$	Output Low Voltage		–	0.1	0.4	V
$I_L$	Source Current	$V_{ISENSE} = -0.6\text{ V}$ , $V_{IEA} = 1.5\text{ V}$	35	50	–	$\mu\text{A}$
$I_H$	Sink Current	$V_{ISENSE} = +0.6\text{ V}$ , $V_{IEA} = 4.0\text{ V}$	–	–50	–35	$\mu\text{A}$
$A_I$ (Note 3)	Open-Loop Gain		40	50	–	dB

## TriFault Detect™

$t_{FBPFC\_OPEN}$	Time to FBPFC Open	$V_{FBPFC} = V_{PFC-UVLP}$ to FBPFC OPEN, 470 pF from FBPFC to GND	–	2	4	ms
$V_{PFC-UVLP}$	PFC Feedback Under-Voltage Protection		0.4	0.5	0.6	V

## GAIN MODULATOR

$I_{AC}$	Input for AC Current (Note 3)	Multiplier Linear Range	0	–	100	$\mu\text{A}$
GAIN	GAIN Modulator (Note 4)	$I_{AC} = 17.67\text{ }\mu\text{A}$ , $V_{RMS} = 1.080\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	7.500	9.000	10.500	
		$I_{AC} = 20.00\text{ }\mu\text{A}$ , $V_{RMS} = 1.224\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	6.367	7.004	7.704	
		$I_{AC} = 25.69\text{ }\mu\text{A}$ , $V_{RMS} = 1.585\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	3.801	4.182	4.600	
		$I_{AC} = 51.62\text{ }\mu\text{A}$ , $V_{RMS} = 3.169\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	0.950	1.045	1.149	
		$I_{AC} = 62.23\text{ }\mu\text{A}$ , $V_{RMS} = 3.803\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	0.660	0.726	0.798	
BW	Bandwidth (Note 3)	$I_{AC} = 40\text{ }\mu\text{A}$	–	2	–	kHz
$V_o(gm)$	Output Voltage = $5.7\text{ k}\Omega \times (I_{SENSE} - I_{OFFSET})$	$I_{AC} = 20\text{ }\mu\text{A}$ , $V_{RMS} = 1.224\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	0.710	0.798	0.885	V

## PFC $I_{LIMIT}$ COMPARATOR

$V_{PFC-ILIMIT}$	Peak Current Limit Threshold Voltage, Cycle-by-Cycle Limit		–1.35	–1.20	–1.05	V
$\Delta V_{PK}$	PFC $I_{LIMIT}$ –Gain Modulator Output	$I_{AC} = 17.67\text{ }\mu\text{A}$ , $V_{RMS} = 1.08\text{ V}$ $V_{FBPFC} = 2.25\text{ V}$	200	–	–	mV



# FAN4800AS/CS/01S/2S

**Table 4. ELECTRICAL CHARACTERISTICS** (continued)

(Unless otherwise noted,  $V_{DD} = 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $T_A = T_J$ ,  $R_T = 6.8\text{ k}\Omega$ , and  $C_T = 1000\text{ pF}$ )

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
<b>PFC OUTPUT DRIVER</b>						
$V_{\text{GATE-CLAMP}}$	Gate Output Clamping Voltage	$V_{DD} = 22\text{ V}$	13	15	17	V
$V_{\text{GATE-L}}$	Gate Low Voltage	$V_{DD} = 15\text{ V}$ , $I_O = 100\text{ mA}$	–	–	1.5	V
$V_{\text{GATE-H}}$	Gate High Voltage	$V_{DD} = 13\text{ V}$ , $I_O = 100\text{ mA}$	8	–	–	V
$t_R$	Gate Rising Time	$V_{DD} = 15\text{ V}$ , $C_L = 4.7\text{ nF}$ ,				

# FAN4800AS/CS/01S/2S

## TYPICAL CHARACTERISTICS

$I_{DD-ST}$  ( $\mu A$ )

Temperature ( $^{\circ}C$ )

Figure 6.  $I_{DD-ST}$  vs. Temperature

$V_{DD-OVP}$  (V)

Temperature ( $^{\circ}C$ )

Figure 7.  $V_{DD-OVP}$  vs. Temperature

$f_{osc}$  (kHz)

Figure 8.  $f_{osc}$  vs. Temperature

$V_{DD-OVP}$  (V)

Temperature ( $^{\circ}C$ )

Figure 9.  $V_{VREF}$  vs. Temperature

$V_{PFC-OVP}$  (V)

Temperature ( $^{\circ}C$ )

Figure 10.  $V_{PFC-OVP}$  vs. Temperature

Figure 11.  $V_{REF}$  vs. Temperature

Figure 12.  $G_{mV}$  vs. Temperature

Temperature ( $^{\circ}C$ )

FAN4800AS/CS/01S/2S

# FAN4800AS/CS/01S/2S

## TYPICAL CHARACTERISTICS (continued)

$V_{SS}$  ( $\mu A$ )

-40 -25 -

Temperature ( $^{\circ}C$ )

**Figure 22.  $I_{SS}$  vs. Temperature**

$I_{TC}$  ( $\mu A$ )

Temperature ( $^{\circ}C$ )

**Figure 23.  $I_{TC}$  vs. Temperature**

## Functional Description

The FAN4800AS/CS/01S/02S consist of an average current controlled, continuous boost, Power Factor Correction (PFC) front end and a synchronized Pulse Width Modulator (PWM) back end. The PWM can be used in current or voltage mode. In voltage mode, feedforward from the PFC output bus can help improve the line regulation of PWM. In either mode, the PWM stage uses conventional trailing edge, duty cycle modulation. This proprietary leading / trailing edge modulation results in a higher usable PFC error amplifier bandwidth and can significantly reduce the size of the PFC DC bus capacitor.

The synchronization of the PWM with the PFC simplifies the PWM compensation due to the controlled ripple on the PFC output capacitor (the PWM input capacitor).

In addition to power factor correction, a number of protection features are built into this series. They include soft

low, too high, or open; TriFault Detect senses the error and terminates the PFC output drive.

TriFault Detect is an entirely internal circuit. It requires no external components to serve its protective function.

### PFC Over-Voltage Protection

In the FAN4800AS/CS/01S/02S, the PFC OVP comparator serves to protect the power circuit from being subjected to excessive voltages if the load changes suddenly. A resistor divider from the high voltage DC output of the PFC is fed to FBPF. When the voltage on FBPF exceeds 2.75 V, the PFC output driver is shut down. The PWM section continues to operate. The OVP comparator has 250 mV of hysteresis and the PFC does not restart until the voltage at FBPF drops below 2.5 V.  $V_{DD}$  OVP can also serve as a redundant PFC OVP protection.  $V_{DD}$  OVP threshold is 28 V with 1 V hysteresis.

### Selecting PFC $R_{sense}$

$R_{sense}$  is the sensing resistor of the PFC boost converter. During the steady state, line input current  $\times R_{sense}$  equals  $I_{GAINMOD} \times 5.7 \text{ k}\Omega$ .

At full load, the average  $V_{VEA}$  needs to around 4.5 V and ripple on the VEA pin needs to be less than 400 mV. Choose the resistance of the sensing resistor:

$$R_{SENSE} = \frac{(4.5 - 0.7) \times 5.7 \text{ k}\Omega \times IAC \times Gain \times V_{IN} \times \sqrt{2}}{2 \times (5.6 - 0.7) \times \text{Line\_Input\_Power}} \quad (\text{eq. 2})$$

where 5.6 is V

The programmable range of second level PFC output voltage is 340 V ~ 300 V.




Figure 25. Two-Level PFC Scheme

## FAN4800AS/CS/01S/2S

is then compared with the modulating ramp up. The effective duty cycle of the trailing edge modulation is determined during the on time of the switch.


In the case of leading edge modulation, the switch is turned off exactly at the leading edge of the system clock.

When the modulating ramp reaches the level of the error amplifier output voltage, the switch is turned on. The effective duty cycle of the leading edge modulation is determined during off time of the switch.

**Table 5. ORDERING INFORMATION**

Part Number	Operating Temperature Range	Package	Packing Method
FAN4800ASNY	-40°C to 105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4800CSNY	-40°C to 105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4800CSMY	-40°C to 105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4801SNY	-40°C to 105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4801SMY	-40°C to 105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4802SNY	-40°C to 105°C	16-Pin Dual Inline Package (DIP)	Tube
FAN4802SMY	-40°C to 105°C	16-Pin Small Outline Package (SOP)	Tape & Reel







SCALE 1:1


**PDIP-16**  
**CASE 648-08**  
**ISSUE V**

DATE 22 APR 2015



STYLE 1:

**GENERIC  
 MARKING DIAGRAM\***




- XXXXX = Specific Device Code
- A = Assembly Location
- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

**SOIC-16, 150 mils**  
**CASE 751BG-01**  
**ISSUE O**


DATE 19 DEC 2008



**TOP VIEW**



**SIDE VIEW**



**END VIEW**

**Notes:**

- (1) All dimensions are in millimeters. All dimensions are in millimeters.
- (2) Compliance with JEDEC MS-012.

<b>DOCUMENT NUMBER:</b>	<b>98AON34275E</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-16, 150 MILS</b>	<b>PAGE 1 OF 1</b>

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---