



# CAT823, CAT824



Figure 1. Block Diagram

## CAT823, CAT824

**Table 3. ELECTRICAL OPERATING CHARACTERISTICS**

(DC Characteristics:  $V_{CC} = 3.0\text{ V}$  to  $5.5\text{ V}$  for M version;  $V_{CC} = 2.0\text{ V}$  to  $3.6\text{ V}$  for the R/S/T/U/Y/Z version,  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$  unless otherwise noted. Typical Values at  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{ V}$  for M version;  $V_{CC} = 3.3\text{ V}$  for the T/S versions;  $V_{CC} = 3.0\text{ V}$  for the R version; and  $V_{CC} = 2.5\text{ V}$  for the U/Y/Z versions.) (Note 1)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I <sub>CC</sub>	Supply Current	CAT824 (M Version)		6	17	μA
		CAT823 (R/S/T/Y/Z Versions) CAT824 (M/U Versions)		4	12	
V <sub>RST</sub>	Reset Threshold	CAT82_M at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	4.25	4.38	4.50	V
		CAT82_T at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	3.00	3.08	3.15	
		CAT82_S at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	2.85	2.93	3.00	
		CAT82_R at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	2.55	2.63	2.70	
		CAT82_Z at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	2.25	2.32	2.38	
		CAT82_Y at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	2.13	2.19	2.25	
		CAT824U at $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	1.95	2.00	2.05	
	Reset Threshold Tempco			40		ppm/°C
	Reset Threshold Hysteresis	CAT82_M		10		mV
		CAT82_R/S/T/Y/Z, CAT824U		5		
t <sub>RD</sub>	V <sub>CC</sub> to Reset Delay (Note 2)	V <sub>CC</sub> = V <sub>TH</sub> to (V <sub>TH</sub> - 100 mV)		20		μs
t <sub>RP</sub>	Reset Active Timeout Period		140	200	400	ms
V <sub>OH</sub>	RESET Output High Voltage	CAT82_M, V <sub>CC</sub> = V <sub>RST max</sub> , I <sub>SOURCE</sub> = -120 μA	V <sub>CC</sub> - 1.5 V			V
		CAT82_T/S/R/Z/Y, CAT824U, V <sub>CC</sub> = V <sub>RST max</sub> , I <sub>SOURCE</sub> = -30 μA	0.8 x V <sub>CC</sub>			
V <sub>OL</sub>	RESET Output Low Voltage	CAT82_M, V <sub>CC</sub> = V <sub>RST min</sub> , I <sub>SINK</sub> = 3.2 mA			0.4	V
		CAT82_T/S/R/Z/Y, CAT824U, V <sub>CC</sub> = V <sub>RST min</sub> , I <sub>SINK</sub> = 1.2 mA			0.3	
		T <sub>A</sub> = 0°C to +70°C, V <sub>CC</sub> = 1 V, V <sub>CC</sub> falling, I <sub>SINK</sub> = 50 μA			0.3	
		T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub> , V <sub>CC</sub> = 1.2 V, V <sub>CC</sub> falling, I <sub>SINK</sub> = 100 μA			0.3	
I <sub>SOURCE</sub>	RESET Output Short-Circuit Current	CAT82_M, Reset = 0 V, V <sub>CC</sub> = 5.5 V			1.5	mA
		CAT82_M, Reset = 0 V, V <sub>CC</sub> = 3.6 V			0.8	
V <sub>OH</sub>	Reset Output Voltage	V <sub>CC</sub> > 1.8 V, I <sub>SOURCE</sub> = -150 μA	0.8 x V <sub>CC</sub>			V
V <sub>OL</sub>		CAT824M, V <sub>CC</sub> = V <sub>RST max</sub> , I <sub>SINK</sub> = 3.2 mA			0.4	
		CAT824M/U, V <sub>CC</sub> = V <sub>RST max</sub> , I <sub>SINK</sub> = 1.2 mA			0.3	

### WATCHDOG INPUT (CAT823 & CAT824)

t <sub>WD</sub>	Watchdog Timeout Period		1.12	1.60	3.20	s
t <sub>WDI</sub>	WDI Pulse Width	V <sub>IL</sub> = 0.4 V, V <sub>IH</sub> = 0.8 x V <sub>CC</sub>	50			

# CAT823, CAT824

**Table 3. ELECTRICAL OPERATING CHARACTERISTICS** (continued)

(DC Characteristics:  $V_{CC} = 3.0\text{ V}$  to  $5.5\text{ V}$  for M version;  $V_{CC} = 2.0\text{ V}$  to  $3.6\text{ V}$  for the R/S/T/U/Y/Z version,  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$  unless otherwise noted. Typical Values at  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{ V}$  for M version;  $V_{CC} = 3.3\text{ V}$  for the T/S versions;  $V_{CC} = 3.0\text{ V}$  for the R version; and  $V_{CC} = 2.5\text{ V}$  for the U/Y/Z versions.) (Note 1)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>MANUAL RESET INPUT (CAT823)</b>						
$V_{IL}$	$\overline{\text{MR}}$ Input Voltage				$0.3 \times V_{CC}$	V
$V_{IH}$			$0.7 \times V_{CC}$			
$t_{PB}$	$\overline{\text{MR}}$ Pulse Width		1			$\mu\text{s}$
$t_{PDLY}$	$\overline{\text{MR}}$ low to Reset Delay				5	$\mu\text{s}$
	$\overline{\text{MR}}$ Noise Immunity	Pulse Width with No Reset		100		ns
	$\overline{\text{MR}}$ Pullup Resistance (internal)		35	52	75	k $\Omega$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Over-temperature limits are guaranteed by design and not production tested.
2. The RESET short-circuit current is the maximum pull-up current when reset is driven low by a bidirectional output.
3. WDI is internally serviced within the watchdog period if WDI is left open.
4. The WDI input current is specified as an average input current when the WDI input is driven high or low. The WDI input if connected to a three-stated output device can be disabled in the tristate mode as long as the leakage current is less than  $10\text{ }\mu\text{A}$  and a maximum capacitance of less than  $200\text{ pF}$ . To clock the WDI input in the active mode the drive device must be able to source or sink at least  $200\text{ }\mu\text{A}$  when active.

## TYPICAL ELECTRICAL OPERATING CHARACTERISTICS




Figure 2.  $V_{CC}$  Supply Current vs. Temperature




Figure 3. Normalized Reset Threshold Voltage vs. Temperature

# CAT823, CAT824

## FUNCTIONAL DESCRIPTION

### Processor RESET

The CAT823 detects supply voltage ( $V_{CC}$ ) conditions that are below the specified voltage trip value ( $V_{RST}$ ) and provide a reset output to maintain correct system operation. On power-up,  $\overline{RESET}$  (and RESET if available) are kept active for a minimum delay  $t_{RP}$  of 140 ms after the supply voltage ( $V_{CC}$ ) rises above  $V_{RST}$  to allow the power supply and processor to stabilize. When  $V_{CC}$  drops below the voltage trip value ( $V_{RST}$ ), the reset output signals  $\overline{RESET}$  (and RESET) are pulled active.  $\overline{RESET}$  (and RESET if available) is specifically designed to provide the reset input signals for processors. This provides reliable and consistent operation as power is turned on, off or during brownout conditions by maintaining the processor operation in known conditions.

### Manual RESET

The CAT823 has a Manual Reset ( $\overline{MR}$ ) input to allow for alternative control of the reset outputs. The  $\overline{MR}$  input is designed for direct connection to a pushbutton (see Figure 4). The  $\overline{MR}$  input is internally pulled up by 52 k $\Omega$  resistor and must be pulled low to cause the reset outputs to go active. Internally, this input is debounced and timed such that  $\overline{RESET}$  (and RESET) signals of at least 140 ms minimum will be generated. The min 140 ms  $t_{RP}$  delay commences as the Manual Reset input is released from the low level (see Figure 5).




Figure 4. Pushbutton RESET




Figure 5. Timing Diagram – Pushbutton RESET

## CAT823, CAT824

### Watchdog Timer

The CAT823 and CAT824 provide a Watchdog input (WDI). The watchdog timer function forces  $\overline{\text{RESET}}$  (and RESET in the CAT824) signals active when the WDI input does not have a transition from low-to-high or high-to-low within 1.12 seconds. Timeout of the watchdog starts when  $\overline{\text{RESET}}$  (RESET on the CAT824) becomes inactive. If a transition occurs on the WDI input pin prior to the watchdog time-out, the watchdog timer is reset and begins to time-out again. If the watchdog timer is allowed to time-out, then the reset output(s) will go active for  $t_{RP}$  and once released will repeat the watchdog timeout process.

Figure 6 below shows a typical implementation of a watchdog function. Any processor signal that repeats dependant on the normal operation of the processor or directed by the software operating on the processor can be

used to strobe the watchdog input. The most reliable is a dedicated I/O output transitioned by a specific software instruction.

The watchdog can be disabled by floating (or tri-stating) the WDI input (see Figure 7). If the watchdog is disabled the WDI pin will be pulled low for the first  $7/8^{\text{th}}$ 's of the watchdog period ( $t_{WD}$ ) and pulled high for the last  $1/8^{\text{th}}$  of the watchdog period. This pulling low of the WDI input and then high is used to detect an open or tri-state condition and will continue to repeat until the WDI input is driven high or low.

For most efficient operation of devices with the watchdog function the WDI input should be held low the majority of the time and only strobed high as required to reset the watchdog timer.




Figure 6. Watchdog Timer




Figure 7. Watchdog Disable Circuit

CAT823, CAT824




Figure 9. Timing Diagram – Power Down

## CAT823, CAT824

### Application Notes

#### $\mu$ P's with Bidirectional Reset Pins

The  $\overline{\text{RESET}}$  output can be pulled low by processors like the 68HC11 allowing for a system reset issued by the processor. The maximum pullup current that can be sourced by the CAT82\_M is 1.5 mA (and by the CAT82\_T/R/S/Z/Y is 800  $\mu$ A) allowing the processor to pull the output low even when the CAT82x is pulling it high.

#### Power Transients

Generally short duration negative-going transients of less than 2  $\mu$ s on the power supply at  $V_{\text{RST}}$  minimum will not cause a reset condition. However the lower the voltage of the transient the shorter the required time to cause a reset output. These issues can usually be remedied by the proper location of bypass capacitance on the circuit board.

#### Output Valid Conditions

The  $\overline{\text{RESET}}$  output uses a push-pull output which can maintain a valid output down to a  $V_{\text{CC}}$  of 1.0 volts. To sink current below 0.8 V a resistor can be connected from  $\overline{\text{RESET}}$  to Ground (see Figure 11.) This arrangement will maintain a valid value on the  $\overline{\text{RESET}}$  output during both power up and down but will draw current when the  $\overline{\text{RESET}}$  output is in the high state. A resistor value of about 100 k $\Omega$  should be adequate in most situations to maintain a low condition valid output down to  $V_{\text{CC}}$  equal to 0 V.




Figure 11.  $\overline{\text{RESET}}$  Valid to 0 Volts  $V_{\text{CC}}$



# CAT823, CAT824

## ORDERING INFORMATION


Order Number	Voltage	Top Mark	Inputs		Outputs		Package	Shipping <sup>†</sup>
NiPdAu		NiPdAu	MR	WDI	RESET	RESET		
CAT823TTDI-GT3	3.08 V	ETA	*	*	*		TSOT-23-5	3,000 / Tape & Reel

## DISCONTINUED (Note 9)

CAT823STDI-GT3	2.93 V	ETA	*	*	*		TSOT-23-5	3,000 / Tape & Reel
CAT823RTDI-GT3	2.63 V	ETA						

**TSOT-23, 5 LEAD**  
CASE 419AE-01  
ISSUE O

DATE 19 DEC 2008



**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---