Dual Bootstrapped 12 V MOSFET Driver with Output Disable

		_00	3
N.	22 0 12 22		
אטיר	Sémiconductor		
# (5			ŕ.

TABLE OF CONTENTS

REVISION HISTORY

01/08 - Rev 2: Conversion to ON Semiconductor

9/07—Rev. 0 to Rev. A

ee'e 00 2²e 11 - pe 1 - act - ac 1²9 - ac 14 - 51 , at

4/05—Revision 0: Initial Version

، . و<u>م</u>

SPECIFICATIONS

· · · · · · · · · · ·


$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	PWM INPUT						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ι - , V " Η.			2.0			V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ι - , V					0.8	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				↓ 1		+1	, Α
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Н _ , ,			90	250		ΙV
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	OD INPUT						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Ι - , V , , Η,			2.0			v
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Ι					0.8	v
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				11		+1	, Α
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	H _ , ,			90	250		ΙV
Initial High-SIDE DRIVER Image: constraint of the state of the	P_{2} , D_{2} , $T_{1}I^{2}$	- · · OD	S F 3		20	35	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		- OD	S F 3		40	55	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	HIGH-SIDE DRIVER						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	O·_ ·_ R · , S · _ · _ C·		BSTJ SW = $12 V$		2.2	3.5	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	O· R · , S · · · C· ,		BSTJ SW = $12 V$		1.0	2.5	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	O·R·,U·		BSTJ SW = 0 V		10		· _
P. D. T.1 2 DRVH BSTJ SW = 12 V, CLOAD = 3 F, F, F, 4 25 40 SW P. P. D. R D. D. R D. D. R D.	T, L, Til	- DRVH	BSTJ SW = 12 V, $C_{LOAD} = 3$ F, F. 4		25	40	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		_ DRVH	BSTJ SW = 12 V, $C_{LOAD} = 3$ F, F. 4		20	30	
SW P D R SW. PGND 10 LOW-SIDE DRIVER 2.0 3.2 $O R$	P, D, T, I ²	_ DRVH	BSTJ SW = 12 V, $C_{LOAD} = 3$ F, F. 4		25	40	
LOW-SIDE DRIVER $0 \cdot \cdot \cdot R \cdot \cdot \cdot \cdot S \cdot \cdot \cdot \cdot C \cdot \cdot \cdot \cdot \cdot C \cdot \cdot \cdot \cdot$		DRVH	BSTJ SW = 12 V, $C_{LOAD} = 3$ F, F. 4		25	35	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SW P- ,, -D R R		SW_ PGND		10		· _
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
O_{-} , R_{-1} , U_{-1} , U_{-1} I_{-} $VCC = PGND$ 10 T_{-} , T_{1} $DRVL$ $C_{LOAD} = 3$, F_{-} , F_{-} , 4 20 35 $DRVL$ $C_{LOAD} = 3$, F_{-} , F_{-} , 4 16 30 P_{-} , D_{-} , T_{1} $DRVL$ $C_{LOAD} = 3$, F_{-} , F_{-} , 4 12 35 T_{1} D_{-} , $DRVL$ $C_{LOAD} = 3$, F_{-} , F_{-} , 4 30 45 T_{1} D_{-} , $DRVL$ $C_{LOAD} = 3$, F_{-} , F_{-} , 4 30 45 T_{1} D_{-} , $DRVL$ $SW = 5V$ 110 190 95 $SW = PGND$ $SW = PGND$ 95 150 150 150	O·R ·, S · · C·,,				2.0	3.2	_
T \Box DRVL CLOAD = 3 F, F, 4 20 35 DRVL CLOAD = 3 F, F, 4 16 30 P D Til 2 CLOAD = 3 F, F, 4 12 35 Til D Til DRVL CLOAD = 3 F, F, 4 30 45 Til D SW = 5V SW = 5V 110 190 95 150					1.0	2.5	-
$P_{1} = D_{1} D_{2} T_{1} D_{2} T_{1} D_{2} D_{2} T_{1} D_{2} D_$	O·_ · _ R · , U . · .				10		· _
P D Trl 2 CLOAD = 3 F, F, 4 12 35 Trl D CLOAD = 3 F, F, F, 4 30 45 Trl D SW = 5V 110 190 95 150	T, the Tell	J DRVL	$C_{LOAD} = 3$ F, F. 4		20	35	
Tr I D D Tr I D D SW = 5 V 110 SW = PGND 95		_ DRVL			16	30	
Tr I D SW = 5 V 110 190 SW = PGND 95 150 150	P, D, T, I ²	_ DRVL	$C_{LOAD} = 3$ F, F. 4		12	35	
SW = PGND 95 150		, DRVL	$C_{LOAD} = 3$ F, F. 4		30	45	
	Til · D		SW = 5 V	110	190		
			SW = PGND	95	150		


S-, V, R.

Vcc

ABSOLUTE MAXIMUM RATINGS

TIMING CHARACTERISTICS






THEORY OF OPERATION

- ² 7 ÷44, 6 1 12 • ٥ -11 0 0 9 9 0 9 in the internet in the second LOW-SIDE DRIVER ¥ -410 HIGH-SIDE DRIVER -**-**% 54 F . T وه ^ت ^مص^ع المراجع و الم ۱ اسم ال وبا وها م¹ م 001 • • - · · · · · · · · °, e 🔓 🛥 🕫 **,** 🦄 🚄 o

• 7 01 1 11 0 ۰, · · · • • · · • ★ - * • **-1**4 5, 11 **OVERLAP PROTECTION CIRCUIT** 7 10 1 5

APPLICATION INFORMATION


SUPPLY CAPACITOR SELECTION





IF(AVG) QGATE FMAX





OUTLINE DIMENSIONS

0.50 (0.0196) 0.50 (

COMPLIANT TO JEDEC STANDARDS MS-012-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all application application for greate in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com