

Dual Bootstrapped 12 V MOSFET Driver with Output Disable




Figure 1.

TABLE OF CONTENTS

1	Introduction
2	Block Diagram
3	Pin Configuration
4	Operating Modes
5	Control Signals
6	Timing Diagrams
7	Power Sequencing
8	Thermal Management
9	Package Information
10	ESD Protection
11	Factory Programming
12	Revision History
13	Ordering Information
14	Mechanical Dimensions
15	Appendix A: Register Map
16	Appendix B: Pin List
17	Appendix C: Pin Connections
18	Appendix D: Pin Functions
19	Appendix E: Pin Descriptions
20	Appendix F: Pin Details
21	Appendix G: Pin Locations
22	Appendix H: Pin Numbers
23	Appendix I: Pin Names
24	Appendix J: Pin Symbols
25	Appendix K: Pin Diagrams
26	Appendix L: Pin Examples
27	Appendix M: Pin Notes
28	Appendix N: Pin References
29	Appendix O: Pin Sources
30	Appendix P: Pin Targets
31	Appendix Q: Pin Values
32	Appendix R: Pin Weights
33	Appendix S: Pin Yields
34	Appendix T: Pin Zeros

REVISION HISTORY

01/08 - Rev 2: Conversion to ON Semiconductor

9/07—Rev. 0 to Rev. A

0	4/05—Revision 0: Initial Version
---	----------------------------------

SPECIFICATIONS




Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
PWM INPUT						
Input Voltage High			2.0			V
Input Voltage Low					0.8	V
Input Current High			1		+1	mA
Input Current Low			90	250		µA
OD INPUT						
Input Voltage High			2.0			V
Input Voltage Low					0.8	V
Input Current High			1		+1	mA
Input Current Low			90	250		µA
Propagation Delay Time	t_{PD}	SW = 3		20	35	ns
Propagation Delay Time	t_{PD}	SW = 3		40	55	ns
HIGH-SIDE DRIVER						
Output Resistance, SW = 12V		BST) SW = 12V		2.2	3.5	Ω
Output Resistance, SW = 12V		BST) SW = 12V		1.0	2.5	Ω
Output Resistance, SW = 0V		BST) SW = 0V		10		Ω
Turn-on Time	t_{ON} (DRVH)	BST) SW = 12V, C _{LOAD} = 3 F, F _{SW} = 4		25	40	ns
Turn-on Time	t_{ON} (DRVH)	BST) SW = 12V, C _{LOAD} = 3 F, F _{SW} = 4		20	30	ns
Propagation Delay Time	t_{PD} (DRVH)	BST) SW = 12V, C _{LOAD} = 3 F, F _{SW} = 4		25	40	ns
Propagation Delay Time	t_{PD} (DRVH)	BST) SW = 12V, C _{LOAD} = 3 F, F _{SW} = 4		25	35	ns
SW Propagation Delay Time		SW = PGND		10		ns
LOW-SIDE DRIVER						
Output Resistance, SW = 12V				2.0	3.2	Ω
Output Resistance, SW = 12V				1.0	2.5	Ω
Output Resistance, SW = 0V				10		Ω
Turn-on Time	t_{ON} (DRVL)	V _{CC} = PGND C _{LOAD} = 3 F, F _{SW} = 4		20	35	ns
Turn-on Time	t_{ON} (DRVL)	C _{LOAD} = 3 F, F _{SW} = 4		16	30	ns
Propagation Delay Time	t_{PD} (DRVL)	C _{LOAD} = 3 F, F _{SW} = 4		12	35	ns
Propagation Delay Time	t_{PD} (DRVL)	C _{LOAD} = 3 F, F _{SW} = 4		30	45	ns
Turn-off Time	t_{OFF} (DRVL)	SW = 5V	110	190		ns
Turn-off Time	t_{OFF} (DRVL)	SW = PGND	95	150		ns
SUPPLY						
Supply Voltage Range	V _{CC}					

ADP3118

ABSOLUTE MAXIMUM RATINGS

TIMING CHARACTERISTICS






Figure 3. Output Disable Timing Diagram

05452-004




ADP3118




THEORY OF OPERATION




LOW-SIDE DRIVER



HIGH-SIDE DRIVER





OVERLAP PROTECTION CIRCUIT




APPLICATION INFORMATION

SUPPLY CAPACITOR SELECTION



BOOTSTRAP CIRCUIT




$$C_{BST1}, C_{BST2} \geq \frac{Q_{GATE}}{V_{GATE}}$$


$$\frac{C_{BST1}}{C_{BST1} + C_{BST2}} \geq \frac{V_{GATE}}{V_{CC} - V_D}$$





$$C_{BST1} \geq \frac{Q_{GATE}}{V_{CC} - V_D}$$

$$C_{BST2} \geq \frac{Q_{GATE}}{V_{GATE}} - C_{BST1}$$






$$I_{MAX} = I_{DC} \text{ per phase} = (V_{CC} - V_{OUT}) \cdot \frac{D_{MAX}}{f_{MAX} \cdot L_{OUT}}$$



LOW-SIDE (SYNCHRONOUS) MOSFETS




OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com