Dual Bootstrapped 12 V MOSFET Driver with Output Disable



Figure 1.

[1]F -M U.S. P 6683441.

TABLE OF CONTENTS



REVISION HISTORY

01/08 - Rev 2: Conversion to ON Semiconductor

9/07—Rev. 0 to Rev. A

4/05—Revision 0: Initial Version

SPECIFICATIONS

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
PWM INPUT						
I - V . H.			2.0			V
I - V . L					0.8	V
I - C-			J 1		+1	A
H			90	250		I V
$\overline{OD}$ INPUT						
I - V . H.			2.0			V
I - V . L					0.8	V
I - C-			J 1		+1	A
H			90	250		I V
P D T I [2]	- $\overline{OD}$	S F. - 3		20	35	
	- $\overline{OD}$	S F. - 3		40	55	
HIGH-SIDE DRIVER						
O- - R , S . C-		BST J SW = 12 V		2.2	3.5	_
O- - R , S . C-		BST J SW = 12 V		1.0	2.5	_
O- - R , U		BST J SW = 0 V		10		_
T T I	- DRVH	BST J SW = 12 V, C_{LOAD} = 3 F, F. - 4		25	40	
	- DRVH	BST J SW = 12 V, C_{LOAD} = 3 F, F. - 4		20	30	
P D T I [2]	- DRVH	BST J SW = 12 V, C_{LOAD} = 3 F, F. - 4		25	40	
	- DRVH	BST J SW = 12 V, C_{LOAD} = 3 F, F. - 4		25	35	
SW P- -D R		SW PGND		10		_
LOW-SIDE DRIVER						
O- - R , S . C-				2.0	3.2	_
O- - R , S . C-				1.0	2.5	_
O- - R , U		VCC = PGND		10		_
T T I	- DRVL	C_{LOAD} = 3 F, F. - 4		20	35	
	- DRVL	C_{LOAD} = 3 F, F. - 4		16	30	
P D T I [2]	- DRVL	C_{LOAD} = 3 F, F. - 4		12	35	
	- DRVL	C_{LOAD} = 3 F, F. - 4		30	45	
T I - D		SW = 5 V	110	190		
		SW = PGND	95	150		
SUPPLY						
S- V . R	V_{CC}					

ABSOLUTE MAXIMUM RATINGS

TIMING CHARACTERISTICS



Figure 3. Output Disable Timing Diagram




60
45
30
15
0
0
200
400
600
800
1000
1200
1400
T_A= 25°C
V= 25°
25°C
SUPPLY CURRENT, I_{CC} (mA)
FREQUENCY (kHz)
05452-012

THEORY OF OPERATION

LOW-SIDE DRIVER



HIGH-SIDE DRIVER



OVERLAP PROTECTION CIRCUIT



APPLICATION INFORMATION

SUPPLY CAPACITOR SELECTION



BOOTSTRAP CIRCUIT



$$C_{BST1} \quad C_{BST2} \quad \frac{Q_{GATE}}{V_{GATE}}$$

$$\frac{C_{BST1}}{C_{BST1} \quad C_{BST2}} \quad \frac{V_{GATE}}{V_{CC} \quad V_D}$$

Q_{GATE}

V_{GATE}

V_D

$$C_{BST1} \quad \frac{Q_{GATE}}{V_{CC} \quad V_D}$$

$$C_{BST2} \quad \frac{Q_{GATE}}{V_{GATE}} \quad C_{BST1}$$





$$I_{F(AVG)} \quad Q_{GATE} \quad f_{MAX}$$

f_{MAX}



$$I_{MAX} \quad I_{DC} \ per \ phase \quad (V_{CC} \quad V_{OUT} \quad \frac{D_{MAX}}{f_{MAX} \quad L_{OUT}}$$



LOW-SIDE (SYNCHRONOUS) MOSFETS

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com