٥	Semiconductor	Components	Industries,	LLC, 2008	
---	---------------	------------	-------------	-----------	--




Figure 1. Block Diagram

### **MAXIMUM RATINGS**

Rating	Value	Unit	
Operating Ambient Temperature, T <sub>A</sub>		0 to 85	°C
Operating Junction Temperature, T <sub>J</sub> (Note 1)		0 to 150	°C
Package Thermal Resistance: SO–8 Junction–to–Case, $R_{\theta JC}$ Junction–to–Ambient, $R_{\theta JA}$ (2–Layer Board) Package Thermal Resistance: DFN8 (Note 2) Junction–to–Case, $R_{\theta JC}$ (From die to exposed pad) Junction–to–Ambient, $R_{\theta JA}$		45 123 7.5 55	°C/W °C/W °C/W
Storage Temperature Range, T <sub>S</sub>		-65 to 150	°C
Lead Temperature Soldering (10 sec): Reflow (SMD styles only)	Pb-Free (Note 3)	260 peak	°C
JEDEC Moisture Sensitivity Level	SO-8 (260 peak profile)	1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Internally limited by thermal shutdown, 150°C min.

2. 2 layer board, 1 in<sup>2</sup> Cu, 1 oz thickness.

3. 60–180 seconds minimum above 237°C.

NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.

#### **MAXIMUM RATINGS**

Pin Symbol	Pin Name	V <sub>MAX</sub>	V <sub>MIN</sub>		
V <sub>CC</sub>	V <sub>CC</sub> Main Supply Voltage Input		-0.3 V		
PGND	Ground	0 V	0 V		
BST	BST Bootstrap Supply Voltage Input		−0.3 V wrt/SW		
SW	Switching Node (Bootstrap Supply Return)	35 V 40 V < 50 ns	−5.0 V −10 V < 200 ns		
DRVH	High-Side Driver Output	BST + 0.3 V	-0.3 V wrt/SW - 2.0 V < 200 ns wrt/SW		
DRVL	Low-Side Driver Output	V <sub>CC</sub> + 0.3 V	−0.3 V DC −5.0 V < 200 ns		
IN	IN DRVH and DRVL Control Input		-0.3 V		
ŌD	Output Disable	6.5 V	-0.3 V		

NOTE: All voltages are with respect to PGND except where noted.

 $\textbf{ELECTRICAL CHARACTERISTICS} \text{ (Note 4) (V}_{CC} = 12 \text{ V}, \text{ T}_{A} = 0^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ T}_{J} = 0^{\circ}\text{C to } +125^{\circ}\text{C unless otherwise noted.)}$ 

Characteristic	Symbol	Condition	Min	Тур	Max	Uni
Supply				-	-	
Supply Voltage Range	V <sub>CC</sub>	-	4.6	_	13.2	V
Supply Current	I <sub>SYS</sub>	BST = 12 V, IN = 0 V	-	0.7	5.0	mA
OD Input						
Input Voltage High	V <sub>OD_HI</sub>	-	2.0	_	_	V
Input Voltage Low	$V_{OD\_LO}$	-	-	_	0.8	V
Hysteresis		-	-	400	_	m∖
Input Current		No internal pullup or pulldown resistors	-1.0	_	+1.0	μΑ
PWM Input						
Input Voltage High	V <sub>PWM_HI</sub>	-	2.0	_	_	V
Input Voltage Low	$V_{PWM\_LO}$	-	-	_	0.8	V
Hysteresis	-	-	-	400	_	m\
Input Current	-	No internal pullup or pulldown resistors	-1.0	_	+1.0	μΑ
High-Side Driver						
Output Resistance, Sourcing Current	-	BST – SW = 12 V	-	2.2	3.4	Ω
Output Resistance, Sinking Current	-	BST – SW = 12 V	-	1.0	1.8	Ω
Output Resistance, Unbiased	-	BST – SW = 0 V	-	15	_	kΩ
Transition Times	t <sub>rDRVH</sub> t <sub>fDRVH</sub>	BST – SW = 12 V, C <sub>LOAD</sub> = 3.0 nF (See Figure 3)	-	20 11	55 45	ns
Propagation Delay Times (Note 5)	t <sub>pdhDRVH</sub> t <sub>pdlDRVH</sub>	$BST - SW = 12 \text{ V, } C_{LOAD} = 3.0 \text{ nF}$ $BST - SW = 12 \text{ V, } C_{LOAD} = 3.0 \text{ nF}$ $(See Figure 3)$	32	45 25		
	t <sub>pdlOD</sub> t <sub>pdhOD</sub>	(See Figure 2) (See Figure 2)		20 2d		




Figure 2. Output Disable Timing Diagram

