2-I . M. I

Service Control



74 HC157


The VHC157 is an advanced high speed CMOS Quad 2–Channel Multiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


It consists of four 2–input digital multiplexers with common select and enable inputs. When the ENABLE input is held "H" level, selection of data is inhibited and all the outputs become "L" level. The SELECT decoding determines whether the I 0x or I 1x inputs get routed to their corresponding outputs.

An Input protection circuit ensures that $0\ V$ to $5.5\ V$ can be applied to the input pins without regard to the supply voltage. This device can be used to interface $5\ V$ to $3\ V$ systems and on two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

- High Speed: $t_{PD} = 4.1 \text{ ns (Typ.)}$ at $V_{CC} = 5 \text{ V}$
- Sour Power Biasinputen: $I_{CC} = 4 \mu A \text{ (Max.)}$ at $T_A = 25 ^{\circ}\text{C}$
- Highleoloputhmunity: $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$ (Min.)
- mismatc85.0394 01 T46728 602.476 0 ou voltPIN DESCRIPTIONad 2.00q6ip0ding0 0593cmp0dinndc06.693 0 lbS6ip0ding

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.





_				
Н	Х	Х	Х	L
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	Ĺ
L	L	Н	Х	Н

H = HIGH Voltage Level

X = Immaterial

The VHC157 is a quad 2–input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active–LOW. When \overline{E} is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The VHC157 is the logic implementation of a 4–pole, 2–position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$Z_a = \overline{E} {\scriptstyle \bullet} (I_{1a} {\scriptstyle \bullet} S {+} I_{0a} {\scriptstyle \bullet} \overline{S})$$


$$Z_b = \overline{E}_{\bullet}(I_{1b} \bullet S + I_{0b} \bullet \overline{S})$$

$$Z_c = \overline{E}_{\bullet}(I_{1c} \bullet S + I_{0c} \bullet \overline{S})$$

$$Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

A common use of the VHC157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The VHC157 can generate any four of the sixteen different functions of two variables with one variable common. This is useful for implementing gating functions.

L = LOW Voltage Level



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

V _{CC}	DC Supply Voltage		0.5 to +6.5	V
V _{IN}	DC Input Voltage		0.5 to +6.5	V
V _{OUT}	DC Output Voltage		0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA	
I _{OUT}	DC Output Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		±50	mA
I _{IK}	Input Clamp Current		20	mA
I _{OK}	Output Clamp Current		±20	mA
T _{STG}	Storage Temperature Range		65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)	SOIC 16 QFN16 TSSOP 16	126 118 159	°C/W

 P_{D}

			٥		0	0	
	2.0 3.0 5.5	1.50 0.7 x V _{CC}			1.50 0.7 x V _{CC}		V
	2.0 3.0 5.5			0.50 0.3 x V _{CC}		0.50 0.3 x V _{CC}	V
Ą	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
	3.0 4.5	2.58 3.94			2.48 3.80		
	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1	V
	3.0 4.5			0.36 0.36		0.44 0.44	
	0 5.5			± 0.1		±1.0	μΑ
	5.5			4.0		40.0	μΑ
						٥	
(No	te 3)	CL =	= 50 pF	5.0	0.3	0.8	V


(continued)

			٥		0 0			
C _{IN}	Input Capacitance	V _{CC} = Open		4	10		10	pF
C _{PD}	Power Dissipation Capacitance	(Note 3)		20				pF

^{6.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}.

			†
74VHC157MX	VHC157	SOIC 16	2500 / Tape & Reel
74VHC157MTCX	VHC 157	TSSOP 16	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.






SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

SOIC-16 9.90x3.90x1.50 1.27PCASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*




XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



TSSOP-16 WB CASE 948F ISSUE B

DATE 19 OCT 2006

SCALE 2:1

