

General Description

The VHC112 is an advanced high speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC112 contains two independent, high–speed JK flip–flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to transition time. The J and K inputs can change when the clock is in either state without affecting the flip–flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. The LOW signal on PR or CLR prevents clocking and forces Q and $\overline{\rm Q}$ HIGH, respectively. Simultaneous LOW signals on PR and CLR force both Q and $\overline{\rm Q}$ HIGH.

An input protection circuit ensures that $0\ V$ to $5.5\ V$ can be applied to the input pins without regard to the supply voltage. This device can be used to interface $5\ V$ to $3\ V$ systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High Speed: $f_{MAX} = 200 \text{ MHz}$ (Typ.) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 2 \mu A$ (Max.) at $T_A = 25$ °C
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% \ V_{CC}$ (Min.)
- Power Down Protection is Provided on All Inputs
- Pin and Function Compatible with 74HC112
- These are Pb-Free Devices

MARKING DIAGRAM

See detailed ordering and shipping information on page 5 of this data sheet.

74VHC112

Connection Diagram




Figure 1. Connection Diagram

PIN DESCRIPTION

Pin Names	Description
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs
CLK ₁ , CLK ₂	Clock Pulse Inputs (Active Falling Edge)
CLR ₁ , CLR ₂	Direct Clear Inputs (Active LOW)
PR ₁ , PR ₂	Direct Preset Inputs (Active LOW)
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs

TRUTH TABLE

Input				Outputs		
PR	CLR	CP	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	Н	Н
Н	Н	~	h	h	\overline{Q}_0	Q_0
Н	Н	~	1	h	L	Н
Н	Н	~	h	ı	Н	L
HCLR	- {	-	-	-	-	-

74VHC112

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +6.5	V
V _{IN}	DC Input Voltage	-0.5 to +6.5	V
V _{OUT}	DC Output Voltage	-0.5 to V_{CC} + 0.5	

74VHC112


AC ELECTRICAL CHARACTERISTICS


				T _A = 25°C	$T_A = -40$
Symbol	Parameter	Conditions	V _{CC} (V)		

DATE 19 DEC 2008



TOP VIEW






END VIEW SIDE VIEW

Notes:

- (1) A ... n n .. na , ... n m... m , . An ... n , ... (2) C m JEDEC MS-012.

DOCUMENT NUMBER:	98AON34275E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16, 150 MILS		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



ONS IN MILLIMETERS

SEE VA

MOLD FLASH OR PROTRO

0.65 BSC 6.40 BSC | 0.60 | 0.70

SEE VARIATIONS 8°

