


### Is Now Part of



# To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-the-system-integration-to-fairchild-questions@onsemi.com">www.onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products for eny particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a






# 74VCX163245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

**Features** 

# **Connection Diagram**

## **Pin Assignment for TSSOP**



## Pin Assignment for FBGA

(Top Thru View)

## **FBGA Pin Assignments**

**Pin Descriptions** 

# **Logic Diagram**

#### **Truth Tables**

#### Inputs

OE <sub>1</sub>	$T/\overline{R}_1$	Outputs
L	L	Bus $B_0$ – $B_7$ Data to Bus $A_0$ – $A_7$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

### VCX163245 Translator Power Up Sequence Recommendations

To guard against power up problems, some simple guidelines need to be adhered to. The VCX163245 is designed so that the control pins  $(T/\overline{R}_n, \overline{OE}_n)$  are supplied by V<sub>CCB</sub>. Therefore the first recommendation is to begin by powering up the control side of the device,  $V_{CCB}$ . The  $\overline{OE}_n$  control pins should be ramped with or ahead of V<sub>CCB</sub>, this will guard against bus contentions and oscillations as all A Port and B Port outputs will be disabled. To ensure the high impedance state during power up or power down,  $\overline{OE}_n$  should be tied to  $V_{CCB}$ through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver. Second, the  $T/\overline{R}_n$  control pins should be

Jutputs

Jutputs

Jut 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Level

To LOW, inputs may not float)

The seven are simple VCX163245 is Ten are supplication is to device, the or as sever voc, must be greater than or equal to Voca to ensure proper device operation. Following these steps will help revent possible damage to the translator device as their be configured as other system components.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.


Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 m70.4944 0 TD 0.2164 Tw (must bit to (2us Tf 10 0 )Tj 0 0 0 1 8l1 538 mtars.

Judy 19 mark to (2us The Low (2us

# **Logic Diagrams**

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.



# **DC Electrical Characteristics** (1.65V < $V_{CCB} \le 1.95V$ , 2.3V < $V_{CCA} \le 2.7V$ )

Symbol	Param	eter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	Min.	Max.	Units
$V_{IHA}$	HIGH Level Input	A <sub>n</sub>	1.65-1.95	2.3-2.7		1.6		V
$V_{IHB}$	Voltage	$B_n$ , $T/\overline{R}$ , $\overline{OE}$	1.65-1.95	2.3-2.7		0.65 x V <sub>CCB</sub>		V
$V_{ILA}$	LOW Level Input	$A_n$	1.65-1.95	2.3-2.7			0.7	V
$V_{ILB}$	Voltage	$B_n$ , $T/\overline{R}$ , $\overline{OE}$	1.65-1.95	2.3-2.7			0.35 x V <sub>CCB</sub>	V
$V_{OHA}$	HIGH Level Outpu	ıt Voltage	1.65-1.95	2.3-2.7	$I_{OH} = -100 \mu A$	$V_{CCA} - 0.2$		V
			1.65	2.3-2.7	$I_{OH} = -18mA$	1.7		
$V_{OHB}$	HIGH Level Outpu	ıt Voltage	1.65-1.95	2.3-2.7	$I_{OH} = -100\mu A$	$V_{CCB} - 0.2$		V
			1.65-1.95	2.3	$I_{OH} = -6mA$	1.25		
$V_{OLA}$	Low Level Output	Voltage	1.65-1.95	2.3-2.7	$I_{OL} = 100 \mu A$		0.2	V
			1.65	2.3-2.7	$I_{OL} = 18mA$		0.6	
$V_{OLB}$	Low Level Output	Voltage	1.65-1.95	2.3-2.7	$I_{OL}=100\mu A$		0.2	V
			1.65-1.95	2.3	$I_{OL} = 6mA$		0.3	
I <sub>I</sub>	Input Leakage Cu	rrent @ OE,	1.65–1.95	2.3–2.7	$0V \leq V_I \leq 3.6V$		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output L	eakage	1.65–1.95	2.3–2.7	$\begin{aligned} & 0 V \leq V_O \leq 3.6 V, \\ & \overline{OE} = V_{CCB}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μΑ
$I_{OFF}$	Power Off Leakag	e Current	0	0	$0 \leq (V_I, V_O) \leq 3.6V$		10	μΑ
I <sub>CCA</sub> /I <sub>CCB</sub>	Quiescent Supply per supply, V <sub>CCA</sub> /		1.65–1.95	2.3–2.7	$\begin{aligned} &A_n = V_{CCA} \text{ or GND,} \\ &B_n, \overline{OE}, \&T/\overline{R} = V_{CCB} \\ &\text{or GND} \end{aligned}$		20	μΑ
			1.65–1.95	2.3–2.7	$\begin{split} &V_{CCA} \leq An \leq 3.6V, \\ &V_{CCB} \leq B_n, \overline{OE}, \\ &T/\overline{R} \leq 3.6V \end{split}$		±20	μΑ
$\Delta I_{CC}$	Increase in $I_{CC}$ pe $T/\overline{R}$ , $\overline{OE}$	r Input, B <sub>n</sub> ,	1.65–1.95	2.3–2.7	$V_I = V_{CCB} - 0.6V$		750	μΑ
	Increase in I <sub>CC</sub> pe	r Input, A <sub>n</sub>						

# DC Electrical Characteristics (1.65V < $V_{CCB} \le 1.95V$ , 3.0V < $V_{CCA} \le 3.6V$ )

Symbol	Parame	eter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	Min.	Max.	Units
V <sub>IHA</sub>	HIGH Level Input	A <sub>n</sub>	1.65–1.95	3.0-3.6		2.0		V
V <sub>IHB</sub>	Voltage	$B_n, T/\overline{R}, \overline{OE}$	1.65–1.95	3.0-3.6		0.65 x V <sub>CCB</sub>		V
V <sub>ILA</sub>	LOW Level Input	A <sub>n</sub>	1.65–1.95	3.0-3.6			0.8	V
V <sub>ILB</sub>	Voltage	$B_n, T/\overline{R}, \overline{OE}$	1.65–1.95	3.0-3.6			0.35 x V <sub>CCB</sub>	V
V <sub>OHA</sub>	HIGH Level Output	t Voltage	1.65–1.95	3.0-3.6	I <sub>OH</sub> = -100μA	V <sub>CCA</sub> - 0.2		V
			1.65	3.0-3.6	I <sub>OH</sub> = -24mA	2.2		
V <sub>OHB</sub>	HIGH Level Output	t Voltage	1.65–1.95	3.0-3.6	$I_{OH} = -100 \mu A$	V <sub>CCA</sub> - 0.2		V
			1.65–1.95	3.0	I <sub>OH</sub> = -6mA	1.25		
V <sub>OLA</sub>	LOW Level Output	Voltage	1.65–1.95	3.0-3.6	I <sub>OL</sub> = 100μA		0.2	V
			1.65	3.0-3.6	I <sub>OL</sub> = 24mA		0.55	
V <sub>OLB</sub>	LOW Level Output Voltage		1.65–1.95	3.0-3.6	I <sub>OL</sub> = 100μA		0.2	V
			1.65–1.95	3.0	I <sub>OL</sub> = 6mA		0.3	
I <sub>I</sub>	Input Leakage Cur	rent @ OE,	1.65–1.95	3.0–3.6	$0V \le V_I \le 3.6V$		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage		1.65–1.95	3.0-3.6	$\begin{aligned} & 0V \leq V_O \leq 3.6V, \\ & \overline{OE} = V_{CCB}, \\ & V_I = V_{IH} \text{ or } V_{IL} \end{aligned}$		±10	μA
I <sub>OFF</sub>	Power OFF Leakag	ge Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I <sub>CCA</sub> /I <sub>CCB</sub>	Quiescent Supply Current, per supply, V <sub>CCA</sub> /V <sub>CCB</sub>		1.65–1.95	3.0–3.6	$\begin{aligned} &A_n = V_{CCA} \text{ or GND,} \\ &B_n, \overline{OE}, \& T/\overline{R} = V_{CCB} \\ &\text{or GND} \end{aligned}$		20	μA
			1.65–1.95	3.0–3.6	$\begin{split} &V_{CCA} \leq A_n \leq 3.6V, \\ &V_{CCB} \leq B_n,  \overline{OE}, \\ &T/\overline{R} \leq 3.6V \end{split}$		±20	μA
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per T/R, OE,	r Input, B <sub>n</sub> ,	1.65–1.95	3.0–3.6	$V_I = V_{CCB} - 0.6V$		750	μΑ
	Increase in I <sub>CC</sub> per Input, A <sub>n</sub>		1.65–1.95	3.0-3.6	$V_I = V_{CCA} - 0.6V$		750	μA

# **DC Electrical Characteristics** (2.3V < $V_{CCB} \le 2.7V$ , $3.0V \le V_{CCA} \le 3.6V$ )

Symbol	Parame	eter	V <sub>CCB</sub> (V)	V <sub>CCA</sub> (V)	Conditions	Min.	Max.	Units
V <sub>IHA</sub>	HIGH Level Input	A <sub>n</sub>	2.3–2.7	3.0-3.6		2.0		V
V <sub>IHB</sub>	Voltage	$B_n, T/\overline{R}, \overline{OE}$	2.3–2.7	3.0-3.6		1.6		V
V <sub>ILA</sub>	LOW Level Input	A <sub>n</sub>	2.3–2.7	3.0–3.6			0.8	V
$V_{ILB}$	Voltage	$B_n$ , $T/\overline{R}$ , $\overline{OE}$	2.3–2.7	3.0–3.6			0.7	V
V <sub>OHA</sub>	HIGH Level Output	Voltage	2.3–2.7	3.0-3.6	$I_{OH} = -100 \mu A$	V <sub>CCA</sub> - 0.2		V
			2.3	3.0–3.6	I <sub>OH</sub> = -24mA	2.2		
V <sub>OHB</sub>	HIGH Level Output	Voltage	2.3–2.7	3.0-3.6	$I_{OH} = -100 \mu A$	V <sub>CCB</sub> - 0.2		V
			2.3–2.7	3.0	$I_{OH} = -18mA$	1.7		
V <sub>OLA</sub>	LOW Level Output	Voltage	2.3–2.7	3.0–3.6	$I_{OL} = 100 \mu A$		0.2	V
			2.3	3.0–3.6	I <sub>OL</sub> = 24mA		0.55	
V <sub>OLB</sub>	LOW Level Output	Voltage	2.3–2.7	3.0-3.6	$I_{OL} = 100 \mu A$		0.2	V
			2.3–2.7	3.0	I <sub>OL</sub> = 18mA		0.6	
II	Input Leakage Curr	rent @ OE,	2.3–2.7	3.0–3.6	$0V \le V_1 \le 3.6V$		±5.0	μA
l <sub>OZ</sub>	3-STATE Output Le	eakage @ A <sub>n</sub>	2.3–2.7	3.0–3.6	$\begin{aligned} & \frac{\text{OV} \leq \text{V}_{\text{O}} \leq 3.6\text{V},}{\text{\overline{OE}} = \text{V}_{\text{CCA}},} \\ & \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or V}_{\text{IL}} \end{aligned}$		±10	μА
I <sub>OFF</sub>	Power OFF Leakag	ge Current	0	0	$0 \le (V_I, V_O) \le 3.6V$		10	μA
I <sub>CCA</sub> /I <sub>CCB</sub>	Quiescent Supply 0 per supply, V <sub>CCA</sub> /V		2.3–2.7	3.0–3.6	$A_n = V_{CCA}$ or GND, $B_n$ , $\overline{OE}$ , & $T/\overline{R} = V_{CCB}$ or GND		20	μA
			2.3–2.7	3.0–3.6	$\begin{split} &V_{CCA} \leq A_n \leq 3.6 \text{V}, \\ &V_{CCB} \leq B_n,  \overline{OE}, \\ &T/\overline{R} \leq 3.6 \text{V} \end{split}$		±20	μA
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per T/R, OE	Input, B <sub>n</sub> ,	2.3–2.7	3.0–3.6	$V_{I} = V_{CCB} - 0.6V$		750	μА
	Increase in I <sub>CC</sub> per	Input, A <sub>n</sub>	2.3–2.7	3.0-3.6	$V_{I} = V_{CCA} - 0.6V$		750	μA

#### **AC Electrical Characteristics**

 $T_A = -40 ^{\circ} C$  to +85  $^{\circ} C$  ,  $C_L =$ 

Symbol Parameter

#### Note:

7. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshl) or LOW-to-HIGH (toslh).

# **Dynamic Switching Characteristics**

# Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
C <sub>IN</sub>	Input Capacitance	$V_{CCB} = 2.5V$ , $V_{CCA} = 3.3V$ , $V_{I} = 0V$ or $V_{CCA/B}$	5	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CCB} = 2.5V$ , $V_{CCA} = 3.3V$ , $V_{I} = 0V$ or $V_{CCA/B}$	6	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CCB} = 2.5V$ , $V_{CCA} = 3.3V$ , $V_{I} = 0V$ or $V_{CCA/B}$ , $f = 10MHz$	20	pF

## **AC Loading and Waveforms**




Figure 1. AC Test Circuit

Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; $1.8V \pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND



Figure 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic  $t_R=t_F\leq 2.0\ ns,\,10\%\ to\ 90\%$ 




Figure 2. Waveform for Inverting and Non-inverting Functions  $t_R = t_F \le 2.0 \text{ ns}, 10\% \text{ to } 90\%$ 



 $V_{CC}$ 2.5V ± 0.2V  $3.3V \pm 0.3V$  $1.8V \pm 0.15V$ **Symbol** 1.5V  $V_{CC}/2$  $V_{CC}/2$  $V_{mi}$  $V_{CC}/2$ 1.5V  $V_{CC}/2$  $V_{mo}$  $V_{OL} + 0.15 \overline{V}$  $V_{OL} + 0.15 V$  $V_{\mathsf{X}}$  $V_{OL} + 0.3V$  $V_{OH} - 0.15V$  $V_{OH} - 0.15V$  $V_{OH} - 0.3V$ 

Figure 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic  $t_R=t_F\leq 2.0\ ns,\,10\%\ to\ 90\%$ 

Physical Dimensions Dimensions are in millimeters unless otherwise noted.	/4VCX163245
	Voltage 16
	-Bit Dual
	suppiy ira
	Low voltage 16-Bit Dual Supply Iranslating Iransceiver with 3-S
	ansceiver
	IAIE Outputs
	S

# Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.




Figure 6. 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

#### FAIRCHILD

SEMICONDUCTOR



#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACFx® i-Lo™ Power-SPM™ TinyBoost™ Across the board. Around the world.™ PowerTrench® ImpliedDisconnect™ TinyBuck™ ActiveArray™ IntelliMAX™ Programmable Active Droop™ TinyLogic<sup>®</sup> QFĔT Bottomless™ ISOPLANAR™ TINYOPTO™ Build it Now™ QS™ TinyPower™ MICROCOUPLER™ QT Optoelectronics™ CoolFET<sup>TN</sup> MicroPak™ TinyWire™ CROSSVOLT™ Quiet Series™ TruTranslation™ MICROWIRE™ RapidConfigure™  $\mathsf{CTL}^\mathsf{TM}$ Motion-SPM™ μSerDes™ Current Transfer Logic™ MSX™ RapidConnect™ . UHC® DOME™ MSXPro™ ScalarPump™ UniFET™ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ SMART START™ **VCXTM** EcoSPARK® SPM<sup>®</sup> Wire™ OCXPro™ EnSigna™ OPTOLOGIC® STEALTH™

FACT Quiet Series™ OPTOPLANAR® SuperFET™ FACT<sup>®</sup> PACMAN™ SuperSOT™3  $\mathsf{FAST}^{^{\circledR}}$ PDP-SPM™ SuperSOT™6 FASTr™ РОР™ SuperSOT™8 FPS™ Power220® SyncFET™ FRFET® Power247®  $\mathsf{TCM}^\mathsf{TM}$ 

GlobalOptoisolator™ PowerEdge™ The Power Franchise®

GTO<sup>TM</sup> PowerSaver<sup>TM</sup>

HiSeC™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I26

