


Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor does on does on vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EOA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor are averiage, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with



January 1993 Revised September 2003

74LVX4245 8-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

General Description

A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a high impedance condition. The A Port interfaces with the 5V bus; the B Port interfaces with the 3V bus.

The LVX4245 is suitable for mixed voltage applications such as laptop computers using 3.3V CPU's and 5V LCD displays.


Features

- Bidirectional interface between 5V and 3V buses
- Control inputs compatible with TTL level
- 5V data flow at A Port and 3V data flow at B Port
- Outputs source/sink 24 mA at 5V bus; 12 mA at 3V bus
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Implements patented EMI reduction circuitry
- Functionally compatible with the 74 series 245

Ordering Code:

Devices also available in Tape and Reel. Specify by appending the suffix letter "X"

© 2003 Fairchild Semiconductor Corporation DS011540



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CCA} , V _{CCB})	-0.5V to +7.0V
DC Input Voltage (V _I) @ OE, T/R	$-0.5V$ to $V_{\mbox{\scriptsize CCA}}+0.5V$
DC Input/Output Voltage (VI/O)	
@ A _n	-0.5V to V _{CCA} + 0.5V
@B _n	$-0.5 V$ to $V_{\mbox{\scriptsize CCB}} + 0.5 V$
DC Input Diode Current (IIN)	
@ OE, T/R	±20 mA
DC Output Diode Current (I _{OK})	±50 mA
DC Output Source or Sink Current	
(I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	±50 mA
and Max Current @ I _{CCA}	±200 mA
@ I _{CCB}	±100 mA
Storage Temperature Range	
(T _{STG})	-65°C to +150°C
DC Latch-Up Source or	
Sink Current	±300 mA

Recommended Operating Conditions (Note 2) Supply Voltage 4.5V to 5.5V V_{CCA} 2.7V to 3.6V V_{CCB} Input Voltage (VI) @ OE, T/R 0V to $\mathrm{V}_{\mathrm{CCA}}$ Input/Output Voltage (V_{I/O}) @ A_n 0V to $\mathrm{V}_{\mathrm{CCA}}$ @ B_n 0V to $\mathrm{V}_{\mathrm{CCB}}$ -40°C to +85°C Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$) 8 ns/V $\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$ V_{CC} @ 3.0V, 4.5V, 5.5V

74LVX4245

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must he held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter		V _{CCA}	V _{CCB}	TA +2	25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Fdi	ameter	(V)	(V)	Тур	Gu	uaranteed Limits	Units	Conditions
VIHA	Minimum	A _n , T/ R ,	5.5	3.3		2.0	2.0		$V_{OUT} \le 0.1V$ or
	HIGH Level	OE	4.5	3.3		2.0	2.0	V	$\geq V_{CC} - 0.1V$
V _{IHB}	Input Voltage	B _n	5.0	3.6		2.0	2.0	v	
			5.0	2.7		2.0	2.0		
V _{ILA}	Maximum	A _n , T/ R ,	5.5	3.3		0.8	0.8		$V_{OUT} \le 0.1V$ or
	LOW Level	OE	4.5	3.3		0.8	0.8	v	\geq V _{CC} –0.1V
V _{ILB}	Input Voltage	B _n	5.0	2.7		0.8	0.8	v	
			5.0	3.6		0.8	0.8		
V _{OHA}	Minimum HIGH	Level	4.5	3.0	4.5	4.4	4.4	V	$I_{OUT} = -100 \ \mu A$
	Output Voltage		4.5	3.0	4.25	3.86	3.76	v	$I_{OH} = -24 \text{ mA}$
V _{OHB}			4.5	3.0	2.99	2.9	2.9		$I_{OUT} = -100 \ \mu A$
			4.5	3.0	2.8	2.4	2.4	V	I _{OH} = -12 mA
			4.5	2.7	2.5	2.4	2.4		$I_{OL} = -8 \text{ mA}$
V _{OLA}	Maximum LOW	Level	4.5	3.0	0.002	0.1	0.1	V	I _{OUT} =100 μA
	Output Voltage		4.5	3.0	0.18	0.36	0.44		I _{OL} = 24 mA
V _{OLB}			4.5	3.0	0.002	0.1	0.1		$I_{OUT} = 100 \ \mu A$
			4.5	3.0	0.1	0.31	0.4	V	I _{OL} = 12 mA
			4.5	2.7	0.1	0.31	0.4		I _{OL} = 8 mA
I _{IN}	Maximum Input								$V_I = V_{CCA}$, GND
	Leakage Curren @ OE, T/R	ıt	5.5	3.6		±0.1	±1.0	μA	
I _{OZA}	Maximum 3-STA	ATE							$V_{I} = V_{II}$, V_{IH}
·OZA	Output Leakage		5.5	3.6		±0.5	±5.0	пΔ	$\overline{OE} = V_{CCA}$
	@ An		0.0	0.0		20.0	20.0	μι	$V_{O} = V_{CCA}$, GND
I _{OZB}	Maximum 3-STA	ATE							$V_{I} = V_{IL}, V_{IH}$
	Output Leakage		5.5	3.6		±0.5	±5.0	μA	$\overline{OE} = V_{CCA}$
	@ B _n							•	$V_{O} = V_{CCB}$, GND
ΔI_{CC}	Maximum I _{CCT} /I	nput	5.5	3.6	1.0	1.35	1.5	mA	$V_I = V_{CCA} - 2.1V$
	@ A _n , T/R, OE								
	Input @ B _n		5.5	3.6		0.35	0.5	mA	V

74LVX4245

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CCA}	V _{ССВ} (V)	T _A +25°C		$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$	Units	Conditions
		(V)		Тур	Gu	aranteed Limits	••	e eantionio
I _{CCA}	Quiescent V _{CCA}							$A_n = V_{CCA}$ or GND
	Supply Current	5.5	3.6		8	80	μΑ	$B_n = V_{CCB}$ or GND,
								$\overline{OE} = GND T/R = GND$
I _{CCB}	Quiescent V _{CCB}							$A_n = V_{CCA}$ or GND
	Supply Current	5.5	3.6		5	50	μΑ	$B_n = V_{CCB}$ or GND,
								$\overline{OE} = GND T/R = V_{CCA}$
V _{OLPA}	Quiet Output Maximum	5.0	3.3		1.5		v	(Note 4)(Note 5)
V _{OLPB}	Dynamic V _{OL}	5.0	3.3		0.8		v	
V _{OLVA}	Quiet Output Minimum	5.0	3.3		-1.2		V	(Note 4)(Note 5)
V _{OLVB}	Dynamic V _{OL}	5.0	3.3		-0.8		v	
VIHDA	Minimum HIGH Level	5.0	3.3		2.0		v	(Note 4)(Note 6)
V _{IHDB}	Dynamic Input Voltage	5.0	3.3		2.0		v	
V _{ILDA}	Maximum LOW Level	5.0	3.3		0.8		v	(Note 4)(Note 6)
VILDB	Dynamic Input Voltage	5.0	3.3		0.8		v	

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Worst case package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Note 6: Max number of Data Inputs (n) switching. (n–1) inputs switching 0V to V_{CC} level. Input-under-test switching:

 V_{CC} level to threshold (V_{IHD}), OV to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

			T _A = +25°C				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$ $V_{CCA} = 5V \text{ (Note 7)}$ $V_{CCB} = 2.7V$		Units	
	Parameters		$C_L = 50 \text{ pF}$		-	•				
Symbol		Vcc	_A = 5V (No	te 7)	$V_{CCA} = 5$	V (Note 7)				
		V _{CCE}	₃ = 3.3V (N	ote 8)	V _{CCB} = 3.3	3V (Note 8)				
		Min	Тур	Max	Min	Max	Min	Max		
t _{PHL}	Propagation Delay	1.0	5.1	8.5	1.0	9.0	1.0	10.0	20	
t _{PLH}	A to B	1.0	5.3	8.5	1.0	9.0	1.0	10.0	ns	
t _{PHL}	Propagation Delay	1.0	5.4	8.5	1.0	9.0	1.0	10.0	ns	
t _{PLH}	B to A	1.0	5.5	8.5	1.0	9.0	1.0	10.0		
t _{PZL}	Output Enable Time	1.0	6.5	10.0	1.0	10.5	1.0	11.5	ns	
t _{PZH}	OE to B	1.0	6.7	10.0	1.0	10.5	1.0	11.5		
t _{PZL}	Output Enable Time	1.0	5.2	9.0	1.0	9.5	1.0	10.0	ns	
t _{PZH}	OE to A	1.0	5.8	9.0	1.0	9.5	1.0	10.0		
t _{PHZ}	Output Disable Time	1.0	6.0	9.5	1.0	10.0	1.0	10.0	ns	
t _{PLZ}	OE to B	1.0	3.3	6.5	1.0	7.0	1.0	7.5		
t _{PHZ}	Output Disable Time	1.0	3.9	7.0	1.0	7.5	1.0	7.5		
t _{PLZ}	OE to A	1.0	2.9	6.5	1.0	7.0	1.0	7.5	ns	
t _{OSHL}	Output to Output									
t _{OSLH}	Skew (Note 9)		1.0	1.5		1.5		1.5	ns	
	Data to Output									

Note 7: Voltage Range 5.0V is 5.0V \pm 0.5V.

Note 8: Voltage Range 3.3V is 3.3V \pm 0.3V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance

Note 10: C_{PD} is measured at 10 MHz

74LVX4245

74LVX4245

Applications: Mixed Mode Dual Supply Interface Solution

LVX4245 is designed to solve 3V/5V interfacing issues when CMOS devices cannot tolerate I/O levels above their applied V_{CC}. If an I/O pin of 3V ICs is driven by 5V ICs, the P-Channel transistor in 3V ICs will conduct causing current

flow from I/O bus to the 3V power supply. The resulting high current flow can cause destruction of 3V ICs through latchup effects. To prevent this problem, a current limiting resistor is used typically under direct connection of 3V ICs and 5V ICs, but it causes speed degradation.

In a better solution, the LVX4245 configures two different output levels to handle the dual supply interface issues. The "A" port is a dedicated 5V port to interface 5V ICs. The "B" port is a dedicated port to interface 3V ICs. *Figure 2* shows how LVX4245 fits into a system with 3V subsystem and 5V subsystem.

This device is also configured as an 8-bit 245 transceiver, giving the designer 3-STATE capabilities and the ability to select either bidirectional or unidirectional modes. Since the center 20 pins are also pin compatible to 74 series 245, as shown in *Figure 1*, the designer could use this device in

either a 3V system or a 5V system without any further work to re-layout the board.

FIGURE 1. LVX4245 Pin Arrangement is Compatible to 20-Pin 74 Series 245

