Features

Input and output interface capability to systems at 5V $\rm V_{\rm CC}$

Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH162245), also available without bushold feature (74LVT162245).


Live insertion/extraction permitted

Power Up/Down high impedance provides glitch-free bus loading

A Port outputs include equivalent series resistance of 25: making external termination resistors unnecessary and reducing overshoot and undershoot


A Port outputs source/sink r

Logic Symbol



Connection Diagrams

Pin Assignments for SSOP and TSSOP



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅ B ₀ -B ₁₅ NC	Side A Inputs/3-STATE Outputs
B ₀ -B ₁₅	Side B Inpute 5-S1, TE Outputs
NC	No Connect

FBGA Pin Assignments

		1	5	3	1	5	6
	А	B_0	7.C	T/P ₁	OE ₁	NC	A ₀
L	В	3	B ₁	NC	NC	A ₁	A ₂
1	c	B ₄	В ₃	V _{CC}	V _{CC}	A ₃	A ₄
	D	3 ₆	B ₅	GND	GND	A ₅	A ₆
	E	E ₈	El7	GND	GND	A ₇	A ₈
6.		B ₁₀	B ₉	GND	GND	A ₉	A ₁₀
1	G	E ₁₂	B ₁	v_{cc}	V _{CC}	A ₁₁	A ₁₂
	H	B ₁₄	B ₁₃	NC	NC	A ₁₃	A ₁₄
	J	Fl ₄₅	NC	T/\overline{R}_2	OE ₂	NC	A ₁₅




Truth Tables

Inputs		Outroite
OE ₁	T/R ₁	Outputs
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
Н	X	HIGH-Z State on A ₀ -A ₇ , B ₀ -B ₇

Inputs		
<u> </u>	T/R ₂	Outputs
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅
L	Н	Bus A ₈ –A ₁₅ Data to Bus B ₈ –B ₁₅
Н	Χ	HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅

H = HIGH Voltage Level

Pin Assignment for FBGA.



(Top Thru View)

L = LOW Voltage Level X = Immaterial


Z = High Impedance


Functional Description

The LVT162245 and LVTH162245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identi-

cally, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

74LVT162245 • 74LVTH162245	Absolute Maximum Ratings (Note 3)
·	Pacammondad Operating Conditions
	Recommended Operating Conditions
	Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Units	Conditions	
Cyrribor	raianetei	(V)			Office	Conditions	
I _{PU/PD}	Power Up/Down	0-1.5V		±100	μА	$V_0 = 0.5V \text{ to } 3.0V$	
	3-STATE Current				,	$V_I = GND$ to V_{CC}	
I _{OZL}	3-STATE Output Leakage Current	3.6		-5	μΑ	V _O = 0.5V	
I _{OZL}	3-STATE Output Leakage Current	3.6		-5	μА	V _O = 0.0V	
(Note 5)							
I _{OZH}	3-STATE Output Leakage Current	3.6		5	μА	V _O = 3.0V	
I _{OZH}	3-STATE Output Leakage Current	3.6		5	μА	V _O = 3.6V	
(Note 5)							
I _{OZH} +	3-STATE Output Leakage Current	3.6		10	μА	$V_{CC} < V_O \le 5.5V$	
I _{CCH}	Power Supply Current	3.6		0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Current	3.6		5	mA	Outp:W	
I _{CCZ}	Power Supply Current	3.6		0.19	mA	O puts Disa 'ed	
I _{CCZ} +	Power Supply Current	3.6		0.19	,	$V_{CC} V_0 \le 5 V_0$	
Δl _{CC}	Increase in Power Supply Current (Note 8)	3.6		0.7	ηA	One input at V _{CC} = 6.6V other Liputs at V _{CC} or GND	

Note 5: Applies to Bushold versions only (74LVTH162245).

Dynamic Switching Characteristics

(No	3	9
(INO	115.	J,

						-012/1
Symbol	Parameter	V _{C′}		$T_A = 25^{\circ}C$	Units	Conditions
Oymboi	T arameter	()	Min	7yp Max) Olling	$C_L = 50 \text{ pF}, R_L = 500\Omega$
V _{OLP}	Quiet Output Maximum Dv ic V	3		8.0	V	(Note 10)
V _{OLV}	Quiet Output Minimum ynamic V _{OL}	3.3		-0.3	V	(Note 10)

Note 9: Characterized in SSCr kag Guarante d parameter, but not tested.

Note 9: Characterized in SSO*, kag Guarante diparameter, but not tested.

Note 10: Max number of our juts defined a (a) or 1 data inputs are driver. 20 to 30. Output under test held LOW.

Note 6: An external driver must source at least the specified current to switch from LOW-

Note 7: An external driver must sink at least the specified current to switch from "Gr 'o-Lc V.

Note 8: This is the increase in supply current for each input that is at the snr ed voltage level rather than V_{CC} or GND.


AC Electrical Characteristics

			T _A = -40°0	C to +85°C			
Cumahad			$C_L = 50 \text{ pF}, R_L = 500\Omega$				
Symbol	Parameter	$V_{CC} = 3.3$	$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		
		Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to A Port Output	1.0	4.0	1.0	4.6		
t _{PHL}		1.0	3.7	1.0	4.1	ns	
t _{PLH}	Propagation Delay Data to B Port Output	1.0	3.5	1.0	3.9		
t _{PHL}		1.0	3.5	1.0	3.9	ns	
t _{PZH}	Output Enable Time for A Port Output	1.0	5.3	1.0	6.3		
t _{PZL}		1.0	5.6	1.0	7.2	ns	
t _{PZH}	Output Enable Time for B Port Output	1.0	4.6	1.0	5.4	20	
t _{PZL}		1.0	5.3	1.0	6.9	ns	
t _{PHZ}	Output Disable Time for A Port Output	1.5	5.6	1.5	6.3		
t _{PLZ}		1.5	5.5	1.5	5.5	ns	
t _{PHZ}	Output Disable Time for B Port Output	1.5	5.4	1.5	6.1		
t _{PLZ}		1.5	5.1	1.5	5.4	ns	
t _{OSHL}	A Port Output to Output Skew		1.3.7	1.01.0			

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 12)

Note 12: Capacitance is measured at frequency $f=1\,\text{MHz}$, per MIL-STD-883, Method 3012.



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com