





The AC32/ACT32 contains four, 2-input OR gates.

- I_{CC} Reduced by 50% on 74AC Only
- Outputs Source/Sink 24 mA
- ACT32 Has TTL-Compatible Inputs
- These are Pb-Free and Halide Free Devices






| A _n , B _n | Inputs |
|---------------------------------|---------|
| O _n | Outputs |









XXX = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

| V _{CC} | Supply Voltage | | -0.5 to +6.5 | V |
|-------------------------------------|---|--------------------------|--------------------------|----|
| I _{IK} | DC Input Diode Current | V _I = -0.5 V | -20 | mA |
| | | $V_{I} = V_{CC} + 0.5 V$ | +20 | mA |
| VI | DC Input Voltage | | -0.5 to $V_{CC} + 0.5$ | V |
| I _{OK} | DC Output Diode Current | V _O = -0.5 V | -20 | mA |
| I _{OK} | DC Output Diode Current | $V_{O} = V_{CC} + 0.5 V$ | +20 | mA |
| V _O | DC Output Voltage | | -0.5 to $V_{CC} + 0.5$ | V |
| Ιο | DC Output Source or Sink Current | | ±50 | mA |
| I _{CC} or I _{GND} | DC V _{CC} or Ground Current per Output Pin | | ±50 | mA |
| T _{STG} | Storage Temperature | | -65 to +150 | °C |
| TJ | Junction temperature | | 140 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

| V _{CC} | Supply Voltage | AC | 2.0 | 6.0 | V |
|-----------------|---|-----|-----------------|-----------------|-------|
| | | ACT | 4.5 | 5.5 |] |
| V _I | Input Voltage | 0 | V _{CC} | V | |
| Vo | Output Voltage | | 0 | V _{CC} | V |
| T _A | Operating Temperature | | -40 | +85 | °C |
| ΔV / Δt | Minimum Input Edge Rate, AC Devices: V _{IN} from 30% to 70% of V _{CC} , V _{CC} @ 3.3 V, 4.5 V, 5.5 V | | - | 125 | mV/ns |
| ΔV / Δt | Minimum Input Edge Rate, ACT Devices: V _{IN} from 0.8 V to 2.0 V, V _{CC} @ 4.5 V, 5.5 V | | - | 125 | mV/ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

| | | · _ · · | | ٥ | | ٥ | | |
|------------------|-------------------|----------|-----|-----|-----|-----|------|----|
| | | (Note 6) | | | | | | |
| t _{PLH} | Propagation Delay | 3.3 | 1.5 | 7.5 | 9.0 | 1.5 | 10.0 | ns |
| | | 5.0 | 1.5 | 5.5 | 7.5 | 1.0 | 8.5 | |
| t _{PHL} | Propagation Delay | 3.3 | 1.5 | 7.0 | 8.5 | 1.0 | 9.0 | ns |
| | | 5.0 | 1.5 | 5.0 | 7.0 | 1.0 | 7.5 | |

^{6.} Voltage range 3.3 is 3.3 V \pm 0.3 V. Voltage range 5.0 is 5.0 V \pm 0.5 V.


| | | | | ٥ | | - ° | 0 | |
|------------------|-------------------|----------|-----|-----|-----|-----|------|----|
| | | | | | | | | |
| | | (Note 6) | | | | | | |
| t _{PLH} | Propagation Delay | 5.0 | 1.0 | 6.5 | 9.0 | 1.0 | 10.0 | ns |
| t _{PHL} | Propagation Delay | 5.0 | 1.0 | 6.5 | 9.0 | 1.0 | 10.0 | ns |

^{7.} Voltage Range 5.0 is 5.0 V \pm 0.5 V.

| C _{IN} | Input Capacitance | V _{CC} = Open | 4.5 | pF |
|-----------------|-------------------------------|-------------------------|------|----|
| C _{PD} | Power Dissipation Capacitance | V _{CC} = 5.0 V | 20.0 | pF |


| | | | † |
|-------------|-----------|---------------------------------------|--------------------|
| 74AC32SCX | AC32 | SOIC14, Case 751EF (Pb-Free) | 2500 / Tape & Reel |
| 74AC32MTCX | AC 32 | TSSOP-14 WB, Case 948G (Pb-Free) | 2500 / Tape & Reel |
| 74ACT32SC | ACT32 | SOIC-14 NB, Case 751A-03 (Pb-Free) | 55 Units / Tube |
| 74ACT32SCX | ACT32 | SOIC14, Case 751EF (Pb-Free) | 2500 / Tape & Reel |
| 74ACT32MTCX | ACT 32 | TSSOP-14 WB, Case 948G (Pb-Free) | 2500 / Tape & Reel |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




SOIC 14 NB CASE 751A-03 **ISSUE L**

DATE 03 FEB 2016







- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- SIDE.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location

WL= Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

STYLES ON PAGE 2


SOIC 14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016


STYLE 7:
PIN 1. ANODE/CATHODE
2. COMMON ANODE
3. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE



SOIC14







0.10 (0.004)

- - SEATING PLANE

