Preferred Device

# **Darlington Complementary Silicon Power Transistors**

This package is designed for general-purpose amplifier and low frequency switching applications.

#### **Features**

- High DC Current Gain  $h_{FE} = 3500$  (Typ) @  $I_C = 5.0$  Adc
- Collector-Emitter Sustaining Voltage @ 100 mA  $V_{CEO(sus)} = 100 \text{ Vdc (Min)}$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- This is a Pb-Free Device\*

#### MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V <sub>CEO</sub>	100	Vdc
Collector-Base Voltage	V <sub>CB</sub>	100	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5.0	Vdc
Collector Current – Continuous Peak	I <sub>C</sub>	12 20	Adc
Base Current	Ι <sub>Β</sub>	0.2	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	150 0.857	W W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +200	°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.17	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Indicates JEDEC Registered Data.




Figure 1. Power Derating



http://onsemi.com

## 12 AMPERE COMPLEMENTARY SILICON POWER TRANSISTOR **100 VOLTS, 150 WATTS**

**MARKING DIAGRAM** 

2N6052G **AYYWW** MEX

TO-204AA (TO-3) **CASE 1-07** STYLE 1

2N6052 = Device Code G = Pb-Free Package = Location Code Α YY Year WW = Work Week = Country of Orgin MEX

Device **Package** Shipping (TO

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### 2N6052




Figure 4. Thermal Response

There are two limitations on the power handling ability of a transistor: average junction temperature and second




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region





Figure 10. "On" Voltages





**CASE 1-07** 

